USRE37739E1 - Controllable integrator - Google Patents
Controllable integrator Download PDFInfo
- Publication number
- USRE37739E1 USRE37739E1 US09/609,007 US60900700A USRE37739E US RE37739 E1 USRE37739 E1 US RE37739E1 US 60900700 A US60900700 A US 60900700A US RE37739 E USRE37739 E US RE37739E
- Authority
- US
- United States
- Prior art keywords
- pair
- differential
- differential amplifiers
- outputs
- control signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06G—ANALOGUE COMPUTERS
- G06G7/00—Devices in which the computing operation is performed by varying electric or magnetic quantities
- G06G7/12—Arrangements for performing computing operations, e.g. operational amplifiers
- G06G7/18—Arrangements for performing computing operations, e.g. operational amplifiers for integration or differentiation; for forming integrals
- G06G7/184—Arrangements for performing computing operations, e.g. operational amplifiers for integration or differentiation; for forming integrals using capacitive elements
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03G—CONTROL OF AMPLIFICATION
- H03G1/00—Details of arrangements for controlling amplification
- H03G1/0005—Circuits characterised by the type of controlling devices operated by a controlling current or voltage signal
- H03G1/0017—Circuits characterised by the type of controlling devices operated by a controlling current or voltage signal the device being at least one of the amplifying solid-state elements
- H03G1/0029—Circuits characterised by the type of controlling devices operated by a controlling current or voltage signal the device being at least one of the amplifying solid-state elements using field-effect transistors [FET]
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03G—CONTROL OF AMPLIFICATION
- H03G5/00—Tone control or bandwidth control in amplifiers
- H03G5/02—Manually-operated control
- H03G5/04—Manually-operated control in untuned amplifiers
- H03G5/10—Manually-operated control in untuned amplifiers having semiconductor devices
Definitions
- This invention relates to integrators and more particularly to circuitry in an integrated circuit that controls frequency response characteristics over a wide range of frequencies with adjustable capacitance and controllable transconductance.
- Circuit components formed in integrated circuits commonly exhibit wide variations in operating characteristics attributable to variations in the semiconductor processes that form the integrated circuit of such components.
- additional or redundant components may be formed in an integrated circuit during the processing phase, and such additional components may thereafter be connected in or out of a circuit using a laser beam to selectively sever connecting links as required to adjust the operating characteristics of the circuit.
- signal controllable switches may be incorporated into the design of the integrated circuit to selectively connect additional components in response to externally applied control signals.
- switches are not ideal in that they incorporate appreciable resistance into a circuit in the conductive state which can be detrimental to high frequency operating characteristics of the integrated circuit.
- additional capacitive components may be selectively switched into circuit configuration in response to external control signals without introducing significant resistance with the capacitive components.
- controllable gain elements may be selectively controlled to amplify the effectiveness of capacitive components in the circuit for a wide range of operating frequency characteristics of the circuit as selectively configured.
- FIG. 1 is a circuit diagram of a conventional transconductance integrator
- FIG. 2 is a circuit diagram of one embodiment of the present invention.
- FIG. 3 is a graph illustrating the operating characteristics of a transconductance amplifier
- FIG. 4 is a circuit diagram of another embodiment of the present invention for providing wide dynamic control of operating frequency characteristics of the composite circuitry.
- a conventional integrator including a differential pair of gain stages 9 , 11 such as field-effect transistors having control electrodes, or gates, coupled to receive control signals applied to inputs 13 , 15 .
- the source electrodes, or sources, of the gain stages are coupled together and to a controllable current source 17
- each of the drain electrodes, or drains is coupled to a controllable current sources 19 , 21 and to one or more capacitive elements 23 , 25 .
- the sum of the current sources 19 , 21 is usually set equal to the current from source 17 .
- Selected ones of the capacitive elements may be coupled to ground, for example, via links that may be removed via laser-beam machining to alter the operating frequency characteristics of the circuit.
- semiconductor switches may be substituted (not shown) for the links to facilitate control of capacitance in the circuit in response to externally applied signals.
- semiconductor switches commonly introduce significant resistance along with capacitance thus switched into the circuit, and this adversely affects high frequency operating characteristics of the circuit thus configured.
- each capacitive element is formed as a pair of gain elements 27 , 29 such as insulated-gate field-effect transistors with source and drain connected in common as one capacitive electrode and with the gate forming another capacitive electrode.
- the source-drain connections are connected in common to a control switch 31 that may also include a gain element responsive to an applied control signal for switching in or out the differential pair of capacitive components 27 , 29 .
- control input 33 representsative of the ON condition for NMOS type transistors 27 , 29
- the source-drain connections form conductive channels in the region of the respective gates in known manner to form capacitive components differentially connected across the outputs of the gain stages 35 , 37 .
- the differential connection of such components yields C/ 2 capacitance, without the equivalent resistance 39 of a control switch (in the biasing circuit) affecting the capacitance in the circuit thus configured.
- control input 33 At high-level applied control signal appearing on control input 33 (representative of the OFF condition for NMOS type transistors 27 , 29 ), wide depletion regions form adjacent the sources-drains, or essentially no channels form in the vicinities of the gates to contribute only a small fraction of the original capacitance introduced into the circuit.
- One or more banks of differentially connected capacitive components, each controlled by such bias-adjusting switching circuitry, may be provided to facilitate adjustment or control of the frequency response characteristics of the circuit thus configured.
- FIG. 3 there is shown a graph of the transfer function of the differential amplifier of FIG. 2 that includes gain elements 35 , 37 and current sources 41 , 43 , 45 connected as shown.
- the sum of the drain currents 41 , 43 substantially equals the combined current 45 , and reducing these current levels typically alters the transfer function of the semiconductor amplifier, as shown by curve 53 .
- the range of control voltages 55 over which the transfer function remains substantially linear diminishes with reduced current levels, as illustrated with reference to curve 53 .
- the substantially linear range of the transfer function on applied control voltages is narrow, and widens 55 with increased current levels.
- significant increases in applied signal voltages appearing at inputs 47 , 49 introduces significant non-linearity in the transfer function for operation at applied signal levels beyond the substantially linear range 55 .
- a plurality of amplifiers similar to the amplifier of FIG. 2 are assembled in parallel, as illustrated in FIG. 4, between the differential inputs 47 , 49 and the differential outputs 57 , 59 .
- Each of the amplifiers may be selectively controlled, for example, via a controllable current source 45 that conducts the currents from the commonly connected sources in each amplifier.
- each of the amplifiers 61 , 63 , 65 may be selectively disabled or enabled to selectively expand the linear range 55 , 55 ′ of the combined transfer function.
- the range of frequencies over with the integrated circuit may be operated can be greatly increased, for example, to over 6:1 for operations at about 40 MHz to about 270 MHz.
- control of one or more of the current sources in the amplifiers 61 , 63 , 65 may thus be externally controlled to maintain the transconductance (g m ) to capacitance (C) ratio (g m /C) substantially constant over a population of integrated circuits thus configured, and for operation of a particular integrated circuit with selected frequency response characteristics.
- various known semiconductor technologies such as bi-polar or NMOS or CMOS processes may be used to form integrated circuits including amplifiers and capacitive components, as described above.
- one design of integrated circuit according to the present invention facilitates formation of g m /C integrators operable over a wide range of frequencies, with dynamic responses conveniently controllable by signals that may be internal or external to the integrated circuit.
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Theoretical Computer Science (AREA)
- Software Systems (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Amplifiers (AREA)
- Control Of Amplification And Gain Control (AREA)
- Networks Using Active Elements (AREA)
Abstract
Integrated circuitry for selectively introducing capacitance and for controlling the transconductance transfer function of one or more amplifiers includes concatenated differential amplifiers with one or more pairs of switchable capacitive components differentially connected across outputs of the differential amplifiers to facilitate operation over a wide range of operating frequencies under control of external signals.
Description
This invention relates to integrators and more particularly to circuitry in an integrated circuit that controls frequency response characteristics over a wide range of frequencies with adjustable capacitance and controllable transconductance.
Circuit components formed in integrated circuits commonly exhibit wide variations in operating characteristics attributable to variations in the semiconductor processes that form the integrated circuit of such components. By traditional design practices, additional or redundant components may be formed in an integrated circuit during the processing phase, and such additional components may thereafter be connected in or out of a circuit using a laser beam to selectively sever connecting links as required to adjust the operating characteristics of the circuit. Alternatively, signal controllable switches may be incorporated into the design of the integrated circuit to selectively connect additional components in response to externally applied control signals. However, such switches are not ideal in that they incorporate appreciable resistance into a circuit in the conductive state which can be detrimental to high frequency operating characteristics of the integrated circuit.
In accordance with one embodiment of the present invention, additional capacitive components may be selectively switched into circuit configuration in response to external control signals without introducing significant resistance with the capacitive components. In addition, controllable gain elements may be selectively controlled to amplify the effectiveness of capacitive components in the circuit for a wide range of operating frequency characteristics of the circuit as selectively configured.
FIG. 1 is a circuit diagram of a conventional transconductance integrator;
FIG. 2 is a circuit diagram of one embodiment of the present invention;
FIG. 3 is a graph illustrating the operating characteristics of a transconductance amplifier; and
FIG. 4 is a circuit diagram of another embodiment of the present invention for providing wide dynamic control of operating frequency characteristics of the composite circuitry.
Referring now to FIG. 1, there is shown a conventional integrator including a differential pair of gain stages 9, 11 such as field-effect transistors having control electrodes, or gates, coupled to receive control signals applied to inputs 13, 15. The source electrodes, or sources, of the gain stages are coupled together and to a controllable current source 17, and each of the drain electrodes, or drains, is coupled to a controllable current sources 19, 21 and to one or more capacitive elements 23, 25. The sum of the current sources 19, 21 is usually set equal to the current from source 17. Selected ones of the capacitive elements may be coupled to ground, for example, via links that may be removed via laser-beam machining to alter the operating frequency characteristics of the circuit. Alternatively, semiconductor switches may be substituted (not shown) for the links to facilitate control of capacitance in the circuit in response to externally applied signals. However, such semiconductor switches commonly introduce significant resistance along with capacitance thus switched into the circuit, and this adversely affects high frequency operating characteristics of the circuit thus configured.
In accordance with one embodiment of the present invention, one or more differential pairs of capacitive elements are formed for selective connection into the circuit in response to an applied control signal. Specifically, as shown in FIG. 2, each capacitive element is formed as a pair of gain elements 27, 29 such as insulated-gate field-effect transistors with source and drain connected in common as one capacitive electrode and with the gate forming another capacitive electrode. The source-drain connections are connected in common to a control switch 31 that may also include a gain element responsive to an applied control signal for switching in or out the differential pair of capacitive components 27, 29. Specifically, at low-level applied control signal appearing on control input 33 (representative of the ON condition for NMOS type transistors 27, 29) the source-drain connections form conductive channels in the region of the respective gates in known manner to form capacitive components differentially connected across the outputs of the gain stages 35, 37. Thus, for each capacitive component of capacitance C, the differential connection of such components yields C/2 capacitance, without the equivalent resistance 39 of a control switch (in the biasing circuit) affecting the capacitance in the circuit thus configured. At high-level applied control signal appearing on control input 33 (representative of the OFF condition for NMOS type transistors 27, 29), wide depletion regions form adjacent the sources-drains, or essentially no channels form in the vicinities of the gates to contribute only a small fraction of the original capacitance introduced into the circuit. One or more banks of differentially connected capacitive components, each controlled by such bias-adjusting switching circuitry, may be provided to facilitate adjustment or control of the frequency response characteristics of the circuit thus configured.
Referring now to FIG. 3, there is shown a graph of the transfer function of the differential amplifier of FIG. 2 that includes gain elements 35, 37 and current sources 41, 43, 45 connected as shown. Specifically, as the differential of the control voltages 47, 49 applied to the control electrodes increases, the differential of drain currents I1, I2 (ΔI=I1-I2) increases, as shown by the curve 51. In the semiconductor amplifier circuit of FIG. 2, the sum of the drain currents 41, 43 substantially equals the combined current 45, and reducing these current levels typically alters the transfer function of the semiconductor amplifier, as shown by curve 53. The range of control voltages 55 over which the transfer function remains substantially linear diminishes with reduced current levels, as illustrated with reference to curve 53. Thus, at low levels of the combined source currents through current source 45, the substantially linear range of the transfer function on applied control voltages is narrow, and widens 55 with increased current levels. However, for a given level of the combined currents through source 45, significant increases in applied signal voltages appearing at inputs 47, 49 introduces significant non-linearity in the transfer function for operation at applied signal levels beyond the substantially linear range 55.
In accordance with another embodiment of the present invention, a plurality of amplifiers similar to the amplifier of FIG. 2 are assembled in parallel, as illustrated in FIG. 4, between the differential inputs 47, 49 and the differential outputs 57, 59. Each of the amplifiers may be selectively controlled, for example, via a controllable current source 45 that conducts the currents from the commonly connected sources in each amplifier. In this way, each of the amplifiers 61, 63, 65 may be selectively disabled or enabled to selectively expand the linear range 55, 55′ of the combined transfer function. In addition, with one or more pairs of differentially connected capacitive components 27, 29 connected across the outputs 57, 59, the range of frequencies over with the integrated circuit may be operated can be greatly increased, for example, to over 6:1 for operations at about 40 MHz to about 270 MHz. Additionally, for selected values of capacitance C switched into the circuit in the manner previously described, control of one or more of the current sources in the amplifiers 61, 63, 65 may thus be externally controlled to maintain the transconductance (gm) to capacitance (C) ratio (gm/C) substantially constant over a population of integrated circuits thus configured, and for operation of a particular integrated circuit with selected frequency response characteristics. Of course, various known semiconductor technologies such as bi-polar or NMOS or CMOS processes may be used to form integrated circuits including amplifiers and capacitive components, as described above.
Therefore, one design of integrated circuit according to the present invention facilitates formation of gm/C integrators operable over a wide range of frequencies, with dynamic responses conveniently controllable by signals that may be internal or external to the integrated circuit.
Claims (46)
1. Integrator apparatus comprising:
an amplifier including a pair of outputs and being responsive to differential input signals for producing differential output signals on the pair of outputs; and
a pair of capacitive components connected to the pair of outputs and to a common source of first control signal, the capacitive components including insulated-gate, field-effect transistors having gates connected to respective ones of the pair of outputs and having sources and drains connected in common to receive said first control signal for altering the capacitance of each said pair of capacitive component components in response to the first control signal applied to the sources and drains thereof.
2. Integrator apparatus according to claim 1 comprising a plurality of pairs of capacitive components, each including insulated-gate, field-effect transistors having gates connected to respective ones on the pair of outputs and having sources and drains connected in common to receive the first control signal therefor for altering the capacitance of the capacitive components in response to the first control signal applied to the sources and drains of each of the plurality of pairs of capacitive components.
3. Integrator apparatus according to claim 2 wherein the amplifier includes a plurality of differential amplifiers, each having a pair of outputs coupled in common to the plurality of pairs of capacitive components, and each having a pair of inputs connected in common to receive applied differential signals, at least one of the plurality of differential amplifiers also having a transfer function from inputs thereof to outputs thereof that is controllable in response to a second control signal applied thereto for altering the combined transfer function of the plurality of differential amplifiers from the inputs thereof connected in common to the differential outputs thereof coupled in common in response to applied second control signal.
4. Integrator apparatus according to claim 1 wherein said amplifier includes a pair of field-effect transistors, each having a drain electrode connected to respective ones of said pair of outputs, and having source electrodes connected in common, with the source and drain electrodes of each transistor forming a conduction channel thereof, and transistors having gate electrodes connected to receive the differential input signals applied thereto to alter the conduction channel thereof; and
a current source connected to the drain electrode of each transistor, and another current source connected to the common connection of the source electrodes for conducting the sum of currents in the conduction channels of the pair of transistors.
5. Integrator apparatus according to claim 4 , wherein said another current source is adjustable to alter the transfer function of the amplifier from the gate electrodes to the pair of outputs thereof.
6. Integrator apparatus according to claim 3 wherein the second control signal is adjusted to maintain substantially constant the ratio of the transconductance of the amplifier to the capacitance provide by the capacitive components in response to first control signal applied thereto.
7. Integrator apparatus comprising:
an amplifier including a pair of outputs and being responsive to differential input signals for producing differential output signals on the pair of outputs; and
a capacitive element connected to the pair of outputs and to a common source of a control signal, the capacitive element including two field-effect transistors having gates connected to respective ones of the pair of outputs and having sources and drains connected in common to receive said control signal for altering the capacitance of said capacitive element in response to the control signal applied to the sources and drains thereof.
8. Integrator apparatus according to claim 7 further comprising a plurality of capacitive elements, each element including two insulated-gate, field-effect transistors having gates connected to respective ones on the pair of outputs and having sources and drains connected in common to receive a respective control signal, the capacitance of each capacitive elements being altered in response to the respective control signal applied to the sources and drains thereof.
9. Integrator apparatus according to claim 8 wherein the amplifier includes a plurality of differential amplifiers, each having a pair of outputs coupled in common to the plurality of pairs of capacitive elements, and each having a pair of inputs connected in common to receive applied differential signals, at least one of the plurality of differential amplifiers also having a transfer function from inputs thereof to outputs thereof that is controllable in response to a second control signal applied thereto for altering the combined transfer function of the plurality of differential amplifiers from the inputs thereof connected in common to the differential outputs thereof coupled in common in response to applied second control signal.
10. Integrator apparatus according to claim 9 wherein the second control signal is adjusted to maintain substantially constant the ratio of the transconductance of the amplifier to the capacitance provided by the capacitive elements in response to first control signal applied thereto.
11. Integrator apparatus according to claim 7 wherein said amplifier includes:
a pair of field-effect transistors, each having a drain electrode connected to respective ones of said pair of outputs, and having source electrodes connected in common, with the source and drain electrodes of each transistor forming a conduction channel thereof, and transistors having gate electrodes connected to receive the differential input signals applied thereto to alter the conduction channel thereof; and
a current source connected to the drain electrode of each transistor, and another current source connected to the common connection of the source electrodes for conducting the sum of currents in the conduction channels of the pair of transistors.
12. Integrator apparatus according to claim 11 wherein said another current source is adjustable to alter the transfer function of the amplifier from the gate electrodes to the pair of outputs thereof.
13. Integrator apparatus comprising:
a plurality of differential amplifiers, each having:
a pair of inputs connected in common to receive an applied differential signal
a pair of outputs connected in common to output a differential amplified signal, and
a transfer function from inputs thereof to outputs thereof that is controllable in response to a control signal applied thereto for altering the combined transfer function of the plurality of differential amplifiers from the inputs thereof to the outputs thereof,
wherein the plurality of differential amplifiers are of the same conductivity type.
14. Integrator apparatus according to claim 13 , wherein each of the plurality of differential amplifiers further comprises a controllable current source to control the transfer function in response to the control signal applied thereto.
15. Integrator apparatus comprising:
a plurality of differential amplifiers, each having:
a pair of inputs connected in common to receive an applied differential signal,
a pair of outputs connected in common to output a differential amplified signal, and
a transfer function from inputs thereof to outputs thereof that is controllable in response to a control signal applied thereto for altering the combined transfer function of the plurality of differential amplifiers from the inputs thereof to the outputs thereof,
wherein each of the plurality of differential amplifiers further comprises a controllable current source to control the transfer function in response to the control signal applied thereto, and
wherein each said controllable current source, in response to the control signal applied thereto selectively enables or disables a corresponding one of said plurality of differential amplifiers.
16. Integrator apparatus according to claim 13 , wherein each of the plurality of differential amplifiers further comprises first and second current sources coupled respectively to drains of said differential amplifiers.
17. Integrator apparatus according to claim 13 , wherein said apparatus is embodied in a MOS device.
18. Integrator apparatus comprising:
a plurality of differential amplifiers, each having:
a pair of inputs connected in common to receive an applied differential signal,
a pair of outputs connected in common to output a differential amplified signal, and
a transfer function from inputs thereof to outputs thereof that is controllable in response to a control signal applied thereto for altering the combined transfer function of the plurality of differential amplifiers from the inputs thereof to the outputs thereof,
a plurality of capacitive elements each with two transistors whose gates are respectively coupled to said respective pair of outputs, said two transistors having sources and drains coupled in common to receive another control signal which alters the capacitance of said capacitive element.
19. Integrator apparatus according to claim 18 , further comprising a plurality of said capacitive elements, and wherein said control signal and said another control signal cause the integrator apparatus to be operated in a frequency range of from about 40 MHz to about 270 MHz.
20. Integrator apparatus according to claim 18 , wherein said control signal and said another control signal cause the integrator apparatus to maintain a transductance to capacitance ratio substantially constant.
21. An amplifier comprising:
a plurality of differential amplifiers, each having:
a pair of gain elements having (i) a pair of differential input terminals, (ii) a pair of differential output terminals, and (iii) a pair of common terminals; and
a controllable current source in communication with said pair of common terminals;
wherein each of said pair of differential input terminals is arranged in parallel with the differential input terminals of other ones of said plurality of differential amplifiers;
wherein each of said pair of differential output terminals is arranged in parallel with the differential output terminals of other ones of said plurality of differential amplifiers;
wherein each of said plurality of differential amplifiers has a response characteristic defined by a corresponding transfer function from said pair of input terminals to said pair of output terminals;
wherein each of said controllable current source controls the corresponding transfer function of a respective one of said plurality of differential amplifiers; and
wherein the plurality of differential amplifiers are of the same conductivity type.
22. An amplifier comprising:
a plurality of differential amplifiers, each having:
a pair of gain elements having (i) a pair of differential input terminals (ii) a pair of differential output terminals and (iii) a pair of common terminals; and
a controllable current source in communication with said pair of common terminals;
wherein each of said pair of differential input terminals is arranged in parallel with the differential input terminals of other ones of said plurality of differential amplifiers;
wherein each of said pair of differential output terminals is arranged in parallel with the differential output terminals of other ones of said plurality of differential amplifiers;
wherein each of said plurality of differential amplifiers has a response characteristic defined by a corresponding transfer function from said pair of input terminals to said pair of output terminals;
wherein each of said controllable current source controls the corresponding transfer function of a respective one of said plurality of differential amplifiers; and
wherein each said controllable current source selectively enables or disables a corresponding one of said plurality of differential amplifiers.
23. An amplifier comprising:
a plurality of differential amplifiers each having:
a pair of gain elements having (i) a pair of differential input terminals (ii) a pair of differential output terminals, and (iii) a pair of common terminals; and
a controllable current source in communication with said pair of common terminals;
wherein each of said pair of differential input terminals is arranged in parallel with the differential input terminals of other ones of said plurality of differential amplifiers;
wherein each of said pair of differential output terminals is arranged in parallel with the differential output terminals of other ones of said plurality of differential amplifiers;
wherein each of said plurality of differential amplifiers has a response characteristic defined by a corresponding transfer function from said pair of input terminals to said pair of output terminals;
wherein each of said controllable current source controls the corresponding transfer function of a respective one of said plurality of differential amplifiers; and
wherein each of said plurality of differential amplifiers further comprises:
a pair of transistors in communication with said pair of differential output terminals, said pair of transistors comprising a control terminal and being arranged as a capacitance
wherein said control terminal is arranged and constructed for receiving a control signal for adjusting the capacitance.
24. An amplifier according to claim 23 , further comprising a plurality of said pair of transistors, each having gates coupled in parallel, and each having sources and drains coupled together to receive said control signal.
25. An amplifier according to claim 21 , wherein said amplifier comprises a CMOS device.
26. An amplifier according to claim 21 wherein each of said plurality of differential amplifiers includes first and second current sources respectively coupled to said differential output terminals.
27. An amplifier comprising:
a plurality of differential amplifiers, each having:
a pair of differential input terminals,
a pair of differential output terminals and
a controllable current source;
wherein each of said pair of differential input terminals is arranged in parallel with the differential input terminals of other ones of said plurality of differential amplifiers;
wherein each of said pair of differential output terminals is arranged in parallel with the differential output terminals of other ones of said plurality of differential amplifiers;
wherein the plurality of differential amplifiers are of the same conductivity type
wherein each of said plurality of differential amplifiers has a response characteristic defined by a corresponding transfer function from said pair of input terminals to said pair of output terminals; and
wherein each of said controllable current source controls the corresponding transfer function of a respective one of said plurality of differential amplifiers.
28. An amplifier comprising:
a plurality of differential amplifiers, each having:
a pair of differential input terminals
a pair of differential output terminals and
a controllable current source;
wherein each of said pair of differential input terminals is arranged in parallel with the differential input terminals of other ones of said plurality of differential amplifiers;
wherein each of said pair of differential output terminals is arranged in parallel with the differential output terminals of other ones of said plurality of differential amplifiers;
wherein each of said the plurality of differential amplifiers has a response characteristic defined by a corresponding transfer function from said pair of input terminals to said pair of output terminals;
wherein each of said controllable current source controls the corresponding transfer function of a respective one of said plurality of differential amplifiers; and
wherein each said controllable current source selectively enables or disables a corresponding one of said plurality of differential amplifiers.
29. An amplifier comprising:
a plurality of differential amplifiers, each having:
a pair of differential input terminals,
a pair of differential output terminals and
a controllable current source;
wherein each of said pair of differential input terminals is arranged in parallel with the differential input terminals of other ones of said plurality of differential amplifiers;
wherein each of said pair of differential output terminals is arranged in parallel with the differential output terminals of other ones of said plurality of differential amplifiers;
wherein each of said plurality of differential amplifiers has a response characteristic defined by a corresponding transfer function from said pair of input terminals to said pair of output terminals;
wherein each of said controllable current source controls the corresponding transfer function of a respective one of said plurality of differential amplifiers; and
wherein each of said plurality of differential amplifiers further comprises:
a pair of transistors in communication with said pair of differential output terminals, said pair of transistors comprising a control terminal and being arranged as a capacitance, wherein said control terminal is arranged and constructed for receiving a control signal for adjusting the capacitance.
30. An amplifier comprising:
a plurality of differential amplifiers, each having
a pair of differential input terminals,
a pair of differential output terminals and
a controllable current source;
wherein each of said pair of differential input terminals is arranged in parallel with the differential input terminals of other ones of said plurality of differential amplifiers;
wherein each of said pair of differential output terminals is arranged in parallel with the differential output terminals other ones of said plurality of differential amplifiers;
wherein each of said plurality of differential amplifiers has a response characteristic defined by a corresponding transfer function from said pair of input terminals to said pair of output terminals;
wherein each of said controllable current source controls the corresponding transfer function of a respective one of said plurality of differential amplifiers; and
a plurality of said transistors each having gates coupled in parallel, and each having sources and drains coupled together to receive said control signal.
31. Integrator apparatus comprising:
an amplifier including a pair of outputs and being responsive to a differential input signal for producing differential output signals on the pair of outputs; and
a capacitance in communication with the pair of outputs and to a first control signal, the capacitance comprising plural transistors having gates connected to respective ones of the pair of and having sources and drains connected in common to receive said control signal for altering the capacitance in response to the first control signal applied to the sources and drains thereof.
32. Integrator apparatus according to claim 31 , wherein said amplifier comprises a pair of semiconductor gain elements having drains coupled to said pair of outputs, sources coupled in common to receive a second control signal, and gates which receive the differential input signal.
33. Integrator apparatus according to claim 31 , further comprising a plurality of said amplifiers having their outputs coupled in parallel, and their inputs coupled in parallel.
34. Integrator apparatus according to claim 31 , further comprising a plurality of said capacitances having their outputs coupled in parallel.
35. Integrator apparatus according to claim 31 , wherein said transistors comprise MOS transistors, and wherein the first control signal causes wide depletion regions to form adjacent said sources and drains to inhibit channels forming in the vicinities of the gates to reduce capacitance.
36. A semiconductor apparatus comprising:
a differential circuit including first and second outputs and being responsive to a differential input signal for producing differential output signals on the first and second outputs; and
a capacitance in communication with the first and second outputs and responsive to a single control signal, the capacitance comprising first and second transistors, a gate of the first transistor being in communication with the first output and a gate of the second transistor being in communication with the second output, a source and a drain of the first transistor being connected in common to receive the single control signal, a source and a drain of the second transistor being connected in common to receive the single control signal, the first control signal being applied to the sources and drains thereof for altering the capacitance.
37. A semiconductor apparatus according to claim 36 , wherein said apparatus Comprises a MOS circuit.
38. A semiconductor apparatus according to claim 36 , further comprising a plurality of differential circuits coupled in parallel, and a plurality of said first and second transistors having their gates coupled to outputs of said plurality of said differential circuits.
39. Integrator apparatus comprising:
a plurality of differential amplifiers, each having:
a pair of inputs connected in common to receive an applied differential signal
a pair of outputs connected in common to output a differential amplified signal, and
a transfer function from inputs thereof to outputs thereof that is controllable in response to a control signal applied thereto for altering the combined transfer function of the plurality of differential amplifiers from the inputs thereof to the outputs thereof,
wherein each of said plurality of differential amplifiers has the same conductivity type as all of the other differential amplifiers of said plurality of differential amplifiers.
40. Integrator apparatus according to claim 39 wherein each of the plurality of differential amplifiers further comprises a controllable current source to control the transfer function in response to the control signal applied thereto.
41. Integrator apparatus comprising:
a plurality of differential amplifiers, each having a pair of inputs connected in common to receive an applied differential signal, a pair of outputs connected in common to output a differential amplified signal, and a transfer function from inputs thereof to outputs thereof that is controllable in response to a control signal applied thereto for altering the combined transfer function of the plurality of differential amplifiers from the inputs thereof to the outputs thereof,
wherein each of the plurality of differential amplifiers further comprises a controllable current source,
wherein each said controllable current source in response to the control signal applied thereto, selectively enables or disables a corresponding one of said plurality of differential amplifiers.
42. An amplifier comprising:
a plurality of differential amplifiers each having:
a pair of gain elements having (i) a pair of differential input terminals, (ii) a pair of differential output terminals, and (iii) a pair of common terminals; and
a controllable current source in communication with said pair of common terminals;
wherein each of said pair of differential input terminals is arranged in parallel with the differential input terminals of other ones of said plurality of differential amplifiers;
wherein each of said pair of differential output terminals is arranged in parallel with the differential output terminals of other ones of said plurality of differential amplifiers;
wherein each of said plurality of differential amplifiers is the same conductivity type as all of the other differential amplifiers of said plurality of differential amplifiers;
wherein each of said plurality of differential amplifiers has a response characteristic defined by a corresponding transfer function from said pair of input terminals to said pair of output terminals; and
wherein each of said controllable current source controls the corresponding transfer function of a respective one of said plurality of differential amplifiers.
43. An amplifier according to claim 42 wherein each said controllable current source selectively enables or disables a corresponding one of said plurality of differential amplifiers.
44. An amplifier comprising:
a plurality of differential amplifiers, each having:
a pair of gain elements having (i) a pair of differential input terminals, (ii) a pair of differential output terminals, and (iii) a pair of common terminals; and
a controllable current source in communication with said pair of common terminals;
wherein each of said pair of differential input terminals is arranged in parallel with the differential input terminals of other ones of said plurality of differential amplifiers;
wherein each of said pair of differential output terminals is arranged in parallel with the differential output terminals of other ones of said plurality of differential amplifiers;
wherein each of said plurality of differential amplifiers has a response characteristic defined by a corresponding transfer function from said pair of input terminals to said pair of output terminals; and
wherein each of said controllable current source selectively enables or disables a corresponding one of said plurality of differential amplifiers.
45. An amplifier comprising:
a plurality of differential amplifiers, each having:
a pair of differential input terminals,
a pair of differential output terminals, and
a controllable current source;
wherein each of said pair of differential input terminals is arranged in parallel with the differential input terminals of other ones of said plurality of differential amplifiers;
wherein each of said pair of differential output terminals is arranged in parallel with the differential output terminals of other ones of said plurality of differential amplifiers;
wherein each of said plurality of differential amplifiers is the same conductivity type as all of the other differential amplifiers of said plurality of differential amplifiers,
wherein each of said plurality of differential amplifiers has a response characteristic defined by a corresponding transfer function from said pair of input terminals to said pair of output terminals; and
wherein each of said controllable current source controls the corresponding transfer function of a respective one of said plurality of differential amplifiers.
46. An amplifier comprising:
a plurality of differential amplifiers, each having
a pair of differential input terminals,
a pair of differential output terminals and
a controllable current source;
wherein each of said pair of differential input terminals is arranged in parallel with the differential input terminals of other ones of said plurality of differential amplifiers;
wherein each of said pair of differential output terminals is arranged in parallel with the differential output terminals of other ones of said plurality of differential amplifiers;
wherein each of said plurality of differential amplifiers has a response characteristic defined by a corresponding transfer function from said pair of input terminals to said pair of output terminals; and
wherein each of said controllable current source selectively enables or disables a corresponding one of said plurality of differential amplifiers.
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US09/609,007 USRE37739E1 (en) | 1997-04-28 | 2000-06-22 | Controllable integrator |
| US10/614,084 USRE41792E1 (en) | 1997-04-28 | 2003-07-08 | Controllable integrator |
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US08/848,549 US5805006A (en) | 1997-04-28 | 1997-04-28 | Controllable integrator |
| US09/609,007 USRE37739E1 (en) | 1997-04-28 | 2000-06-22 | Controllable integrator |
| US09/950,086 USRE38455E1 (en) | 1997-04-28 | 2001-09-12 | Controllable integrator |
Related Parent Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| US08/848,549 Reissue US5805006A (en) | 1997-04-28 | 1997-04-28 | Controllable integrator |
Related Child Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| US09/950,086 Continuation USRE38455E1 (en) | 1997-04-28 | 2001-09-12 | Controllable integrator |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| USRE37739E1 true USRE37739E1 (en) | 2002-06-11 |
Family
ID=25303601
Family Applications (4)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| US08/848,549 Ceased US5805006A (en) | 1997-04-28 | 1997-04-28 | Controllable integrator |
| US09/609,007 Expired - Lifetime USRE37739E1 (en) | 1997-04-28 | 2000-06-22 | Controllable integrator |
| US09/950,086 Expired - Lifetime USRE38455E1 (en) | 1997-04-28 | 2001-09-12 | Controllable integrator |
| US10/614,084 Expired - Lifetime USRE41792E1 (en) | 1997-04-28 | 2003-07-08 | Controllable integrator |
Family Applications Before (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| US08/848,549 Ceased US5805006A (en) | 1997-04-28 | 1997-04-28 | Controllable integrator |
Family Applications After (2)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| US09/950,086 Expired - Lifetime USRE38455E1 (en) | 1997-04-28 | 2001-09-12 | Controllable integrator |
| US10/614,084 Expired - Lifetime USRE41792E1 (en) | 1997-04-28 | 2003-07-08 | Controllable integrator |
Country Status (1)
| Country | Link |
|---|---|
| US (4) | US5805006A (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6525590B2 (en) * | 2001-02-01 | 2003-02-25 | Intersil Americas Inc. | Spatially redundant and complementary semiconductor device-based, single event transient-resistant linear amplifier circuit architecture |
| US7863941B1 (en) * | 2009-02-04 | 2011-01-04 | Altera Corporation | Techniques for canceling offsets in differential circuits |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6473010B1 (en) | 2000-04-04 | 2002-10-29 | Marvell International, Ltd. | Method and apparatus for determining error correction code failure rate for iterative decoding algorithms |
| US6633197B1 (en) | 2000-10-27 | 2003-10-14 | Marvell International, Ltd. | Gate capacitor stress reduction in CMOS/BICMOS circuit |
| US7397288B2 (en) * | 2005-03-21 | 2008-07-08 | Semiconductor Components Industries, L.L.C. | Fan out buffer and method therefor |
| JP2007336203A (en) * | 2006-06-14 | 2007-12-27 | Toshiba Corp | Comparator circuit |
| US10320374B2 (en) * | 2017-04-17 | 2019-06-11 | Ciena Corporation | Fine resolution high speed linear delay element |
Citations (15)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4370572A (en) * | 1980-01-17 | 1983-01-25 | Trw Inc. | Differential sample-and-hold circuit |
| US4484089A (en) | 1982-08-19 | 1984-11-20 | At&T Bell Laboratories | Switched-capacitor conductance-control of variable transconductance elements |
| US4499387A (en) | 1981-12-15 | 1985-02-12 | Tokyo Shibaura Denki Kabushiki Kaisha | Integrated circuit formed on a semiconductor substrate with a variable capacitor circuit |
| US4555673A (en) * | 1984-04-19 | 1985-11-26 | Signetics Corporation | Differential amplifier with rail-to-rail input capability and controlled transconductance |
| US5252865A (en) * | 1991-08-22 | 1993-10-12 | Triquint Semiconductor, Inc. | Integrating phase detector |
| US5283631A (en) | 1991-11-01 | 1994-02-01 | Hewlett-Packard Co. | Programmable capacitance delay element having inverters controlled by adjustable voltage to offset temperature and voltage supply variations |
| US5371474A (en) * | 1992-05-08 | 1994-12-06 | Philips Electronics North America Corporation | Differential amplifier having rail-to-rail input capability and square-root current control |
| US5510738A (en) | 1995-03-01 | 1996-04-23 | Lattice Semiconductor Crop. | CMOS programmable resistor-based transconductor |
| US5517141A (en) | 1993-11-05 | 1996-05-14 | Motorola, Inc. | Differential high speed track and hold amplifier |
| US5600275A (en) | 1994-04-29 | 1997-02-04 | Analog Devices, Inc. | Low-voltage CMOS comparator with offset cancellation |
| US5631607A (en) * | 1995-09-06 | 1997-05-20 | Philips Electronics North America Corporation | Compact GM-control for CMOS rail-to-rail input stages by regulating the sum of the gate-source voltages constant |
| US5666083A (en) | 1995-11-17 | 1997-09-09 | Harris Corporation | Discrete programming methodology and circuit for an active transconductance-C filter |
| US5682119A (en) * | 1995-03-01 | 1997-10-28 | Nec Corporation | Variable gain circuit |
| US5914638A (en) | 1997-06-06 | 1999-06-22 | Omnivision Technologies, Inc. | Method and apparatus for adjusting the common-mode output voltage of a sample-and-hold amplifier |
| US6040732A (en) | 1997-04-09 | 2000-03-21 | Analog Devices, Inc. | Switched-transconductance circuit within integrated T-switches |
Family Cites Families (18)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3617855A (en) * | 1970-04-24 | 1971-11-02 | Nippon Oceanics Inst Ltd | Phase-detecting circuits |
| NL8100033A (en) * | 1981-01-07 | 1982-08-02 | Philips Nv | SIGNAL TRANSFER WITH STEP-ADJUSTABLE TRANSFER CHARACTERISTICS. |
| US4481480A (en) * | 1982-10-04 | 1984-11-06 | Tektronix, Inc. | Feedback amplifier having a voltage-controlled compensation circuit |
| JPS60260222A (en) * | 1984-06-07 | 1985-12-23 | Nec Corp | Adaptive variable switched capacitor filter |
| US4598252A (en) * | 1984-07-06 | 1986-07-01 | Itt Corporation | Variable gain power amplifier |
| US4656871A (en) * | 1985-07-16 | 1987-04-14 | Motorola, Inc. | Capacitor sensor and method |
| US4868516A (en) * | 1988-04-14 | 1989-09-19 | John Fluke Mfg. Co., Inc. | Alternating current amplifier with digitally controlled frequency response |
| US5039872A (en) * | 1989-09-28 | 1991-08-13 | The United States Of America As Represented By The Secretary Of Commerce | Digitally synthesized audio frequency voltage source |
| JP2680936B2 (en) * | 1991-02-13 | 1997-11-19 | シャープ株式会社 | Semiconductor memory device |
| US5313172A (en) * | 1992-12-11 | 1994-05-17 | Rockwell International Corporation | Digitally switched gain amplifier for digitally controlled automatic gain control amplifier applications |
| FR2714237B1 (en) * | 1993-12-17 | 1996-01-26 | Thomson Csf Semiconducteurs | Variable gain amplifier. |
| US6137355A (en) * | 1994-04-17 | 2000-10-24 | Sevic; John F. | Dual-mode amplifier with high efficiency and high linearity |
| JPH0879116A (en) * | 1994-09-09 | 1996-03-22 | Toshiba Corp | Gain switching circuit and wireless device using the same |
| JPH08102628A (en) * | 1994-09-30 | 1996-04-16 | Ando Electric Co Ltd | Differential amplifier circuit |
| US5708391A (en) * | 1996-05-02 | 1998-01-13 | Altmann; Michael | High frequency differential filter with CMOS control |
| US5974041A (en) * | 1995-12-27 | 1999-10-26 | Qualcomm Incorporated | Efficient parallel-stage power amplifier |
| US5834975A (en) * | 1997-03-12 | 1998-11-10 | Rockwell Science Center, Llc | Integrated variable gain power amplifier and method |
| US6480064B1 (en) | 2001-05-25 | 2002-11-12 | Infineon Technologies Ag | Method and apparatus for an efficient low voltage switchable Gm cell |
-
1997
- 1997-04-28 US US08/848,549 patent/US5805006A/en not_active Ceased
-
2000
- 2000-06-22 US US09/609,007 patent/USRE37739E1/en not_active Expired - Lifetime
-
2001
- 2001-09-12 US US09/950,086 patent/USRE38455E1/en not_active Expired - Lifetime
-
2003
- 2003-07-08 US US10/614,084 patent/USRE41792E1/en not_active Expired - Lifetime
Patent Citations (15)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4370572A (en) * | 1980-01-17 | 1983-01-25 | Trw Inc. | Differential sample-and-hold circuit |
| US4499387A (en) | 1981-12-15 | 1985-02-12 | Tokyo Shibaura Denki Kabushiki Kaisha | Integrated circuit formed on a semiconductor substrate with a variable capacitor circuit |
| US4484089A (en) | 1982-08-19 | 1984-11-20 | At&T Bell Laboratories | Switched-capacitor conductance-control of variable transconductance elements |
| US4555673A (en) * | 1984-04-19 | 1985-11-26 | Signetics Corporation | Differential amplifier with rail-to-rail input capability and controlled transconductance |
| US5252865A (en) * | 1991-08-22 | 1993-10-12 | Triquint Semiconductor, Inc. | Integrating phase detector |
| US5283631A (en) | 1991-11-01 | 1994-02-01 | Hewlett-Packard Co. | Programmable capacitance delay element having inverters controlled by adjustable voltage to offset temperature and voltage supply variations |
| US5371474A (en) * | 1992-05-08 | 1994-12-06 | Philips Electronics North America Corporation | Differential amplifier having rail-to-rail input capability and square-root current control |
| US5517141A (en) | 1993-11-05 | 1996-05-14 | Motorola, Inc. | Differential high speed track and hold amplifier |
| US5600275A (en) | 1994-04-29 | 1997-02-04 | Analog Devices, Inc. | Low-voltage CMOS comparator with offset cancellation |
| US5510738A (en) | 1995-03-01 | 1996-04-23 | Lattice Semiconductor Crop. | CMOS programmable resistor-based transconductor |
| US5682119A (en) * | 1995-03-01 | 1997-10-28 | Nec Corporation | Variable gain circuit |
| US5631607A (en) * | 1995-09-06 | 1997-05-20 | Philips Electronics North America Corporation | Compact GM-control for CMOS rail-to-rail input stages by regulating the sum of the gate-source voltages constant |
| US5666083A (en) | 1995-11-17 | 1997-09-09 | Harris Corporation | Discrete programming methodology and circuit for an active transconductance-C filter |
| US6040732A (en) | 1997-04-09 | 2000-03-21 | Analog Devices, Inc. | Switched-transconductance circuit within integrated T-switches |
| US5914638A (en) | 1997-06-06 | 1999-06-22 | Omnivision Technologies, Inc. | Method and apparatus for adjusting the common-mode output voltage of a sample-and-hold amplifier |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6525590B2 (en) * | 2001-02-01 | 2003-02-25 | Intersil Americas Inc. | Spatially redundant and complementary semiconductor device-based, single event transient-resistant linear amplifier circuit architecture |
| US7863941B1 (en) * | 2009-02-04 | 2011-01-04 | Altera Corporation | Techniques for canceling offsets in differential circuits |
Also Published As
| Publication number | Publication date |
|---|---|
| USRE41792E1 (en) | 2010-10-05 |
| USRE38455E1 (en) | 2004-03-09 |
| US5805006A (en) | 1998-09-08 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US3947778A (en) | Differential amplifier | |
| US6094088A (en) | Radio frequency switch circuit having resistors connected to back gates of transistors | |
| US5045806A (en) | Offset compensated amplifier | |
| EP1149467B1 (en) | Amplifier | |
| US5699015A (en) | Low voltage operational amplifier and method | |
| US5381112A (en) | Fully differential line driver circuit having common-mode feedback | |
| US4335355A (en) | CMOS Operational amplifier with reduced power dissipation | |
| GB2280999A (en) | Transconductance amplifiers | |
| US6316997B1 (en) | CMOS amplifiers with multiple gain setting control | |
| KR100198237B1 (en) | Gain Control Amplifier Circuit with Differential Amplifier | |
| USRE37739E1 (en) | Controllable integrator | |
| US5900783A (en) | Low voltage class AB output stage CMOS operational amplifiers | |
| EP0767988A2 (en) | RAIL-TO-RAIL INPUT STAGES WITH g m?-CONTROL BY MULTIPLE INPUT PAIRS | |
| US6642788B1 (en) | Differential cascode amplifier | |
| US6400933B1 (en) | Amplifier | |
| US6064258A (en) | Distributed gain line driver amplifier | |
| US4859961A (en) | Wide bandwidth push-pull parallel amplifier | |
| US5070306A (en) | High-gain differencial amplifier circuit fabricated from field effect transistors | |
| US5705953A (en) | Device bias based supplemental amplification | |
| US5990744A (en) | Wide band process independent gain controllable amplifier stage | |
| US4480231A (en) | Circuit for reducing offset voltage drift in differential amplifiers | |
| US4060770A (en) | Differential amplifier | |
| JPH09219629A (en) | Operational amplifier | |
| JPH04323907A (en) | Low-offset, high-speed cmos amplifier which separates noise in supplied electric power | |
| US6150882A (en) | RF low noise amplifier |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| AS | Assignment |
Owner name: MARVELL INTERNATIONAL LTD., BERMUDA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MARVELL TECHNOLOGY GROUP, LTD.;REEL/FRAME:011513/0606 Effective date: 20010119 |
|
| CC | Certificate of correction | ||
| FPAY | Fee payment |
Year of fee payment: 8 |
|
| CC | Certificate of correction | ||
| AS | Assignment |
Owner name: CAVIUM INTERNATIONAL, CAYMAN ISLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MARVELL INTERNATIONAL LTD.;REEL/FRAME:052918/0001 Effective date: 20191231 |
|
| AS | Assignment |
Owner name: MARVELL ASIA PTE, LTD., SINGAPORE Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:CAVIUM INTERNATIONAL;REEL/FRAME:053475/0001 Effective date: 20191231 |