USRE36874E - Supply voltage tolerant phase-locked loop circuit - Google Patents

Supply voltage tolerant phase-locked loop circuit Download PDF

Info

Publication number
USRE36874E
USRE36874E US08/725,913 US72591396A USRE36874E US RE36874 E USRE36874 E US RE36874E US 72591396 A US72591396 A US 72591396A US RE36874 E USRE36874 E US RE36874E
Authority
US
United States
Prior art keywords
supply voltage
phase
locked loop
pll
adjusting
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US08/725,913
Inventor
Dao-Long Chen
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
SK Hynix Inc
Taiwan Semiconductor Manufacturing Co TSMC Ltd
LSI Logic FSI Corp
Original Assignee
Hyundai Electronics America Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hyundai Electronics America Inc filed Critical Hyundai Electronics America Inc
Priority to US08/725,913 priority Critical patent/USRE36874E/en
Assigned to SYMBIOS, INC . reassignment SYMBIOS, INC . CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). Assignors: SYMBIOS LOGIC INC.
Assigned to HYUNDAI ELECTRONICS AMERICA reassignment HYUNDAI ELECTRONICS AMERICA TERMINATION AND LICENSE AGREEMENT Assignors: SYMBIOS, INC.
Application granted granted Critical
Publication of USRE36874E publication Critical patent/USRE36874E/en
Assigned to HYNIX SEMICONDUCTOR AMERICA INC. reassignment HYNIX SEMICONDUCTOR AMERICA INC. CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). Assignors: HYUNDAI ELECTRONICS AMERICA
Assigned to HYNIX SEMICONDUCTOR INC. reassignment HYNIX SEMICONDUCTOR INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: HYNIX SEMICONDUCTOR AMERICA, INC.
Assigned to U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL TRUSTEE reassignment U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL TRUSTEE SECURITY INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: MAGNACHIP SEMICONDUCTOR, LTD.
Assigned to TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD. reassignment TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: MAGNACHIP SEMICONDUCTOR. LTD.
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L1/00—Stabilisation of generator output against variations of physical values, e.g. power supply
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop

Definitions

  • the present invention relates to integrated circuit devices, and more particularly to a phase-locked loop integrated circuit.
  • FIG. 1 shows a typical PLL circuit known in the art. As shown in FIG.
  • a PLL designed for 3.3 V operation can be too fast for 5 V operation, especially if variations in temperature and process conditions are also taken into account. Similarly, a PLL designed to operate at 5 V can be too slow if operated at 3.3 V.
  • a phase-locked loop design is provided that can operate at a plurality of dissimilar supply voltages. By adjusting the frequency range of a PLL based on the power supply voltage, the same PLL design can operate at different supply voltages.
  • FIG. 1 shows a traditional phase-locked loop circuit
  • FIGS. 2A and 2B graphically depicts problems encountered when PLL supply voltage changes.
  • FIG. 3 is a block diagram of an improved phase-locked loop.
  • FIG. 4 is a schematic of a supply voltage detector circuit.
  • FIG. 5 is a detailed block diagram of an improved phase-locked loop.
  • FIG. 6 is a schematic for changing the reference voltage/current of a PLL using a voltage to current converter.
  • FIG. 7 is a schematic for changing the reference voltage/current of a PLL using a voltage to current converter, and including supply voltage detection circuitry.
  • FIG. 8 is a schematic for changing the reference voltage/current of a PLL using a linear current source, and including supply voltage detection circuitry.
  • FIG. 9 is a schematic for changing the reference voltage/current of a PLL using a linear current source.
  • FIG. 3 shows how to adjust the frequency range of a PLL based on supply voltage.
  • the power supply voltage level is detected by detector 12.
  • the detector output 13 is coupled to the PLL 14.
  • Supply voltage detector 12 operates by comparing the supply voltage VDD with a reference voltage VREF which is independent of the supply voltage.
  • the reference voltage VREF can come from an external voltage regulator or be generated on-chip by a bandgap reference voltage source. Since the reference voltage VREF will generally be lower than the supply voltage VDD, the reference voltage cannot be compared directly with the supply voltage. Rather, the supply voltage is scaled and compared with the reference voltage. There are many possible ways to scale down the supply voltage. One way is to use a voltage divider as shown in FIG. 4.
  • a divide-by-two voltage divider R1/R2 is used to scale the supply voltage VDD from 3.3 V to 1.65 V and from 5 V to 2.5 V.
  • a 2.075 V reference voltage VREF is used to detect the supply voltage.
  • FIG. 5 shows a phase-locked loop 14 comprising a phase detector 18, charge pump 20, low pass filter 22 and VCO/ICO 24.
  • the PLL has been modified to include a frequency divider 26 between the VCO/ICO 24 and the phase detector 18.
  • the output 27 from the frequency divider 26 is selected by the multiplexer 28 if a 5 V supply voltage is detected, as indicated by control line 13 (which may be generated by the circuit shown in FIG. 4).
  • the frequency divider 26 requires extra silicon area and consumes extra power at relatively high frequency.
  • a non-integer divider is required, it could be difficult to implement.
  • An easier way to adjust the PLL frequency range is to adjust the reference voltage or current 40 that goes into the PLL.
  • Most of the VCO (Voltage-Controlled Oscillator) or ICO (Current-Controlled Oscillator) based PLLs have either an external voltage or current source that determines the PLL's center operating frequency, one such oscillator being described in U.S. Pat. No.
  • FIG. 6 gives an example on how this can be done by adding two transistors M1 and M2, which function as a voltage to current (V-I) converter 34.
  • the reference current going into the PLL at 40 which is the sum of current source output 36 and V-I converter output 38, is reduced by turning off the transistor M1 when a 5V power supply voltage is detected, as indicated by control line 13. If a 3.3 V power supply voltage is detected, transistor M1 is turned on, and supplies additional current to the PLL via output 38 to PLL input 40.
  • FIG. 7 shows how to operate the PLL at both 3.3 V and 5 V. It is even better if the frequency range could be adjusted linearly with the supply voltage so that the PLL could operate at any supply voltage level.
  • This is done by replacing the comparator 16 of FIG. 4 with a differential amplifier, as shown at 30 in FIG. 8.
  • the output 52 of the differential amplifier is proportional to the difference between the supply-independent reference voltage VREF and the scaled supply voltage VDD. This output voltage 52 is then used to adjust the reference voltage/current going into the PLL, similar to the technique that was previously described with respect to FIG. 6.
  • the differential amplifier provides an analog output voltage (as opposed to a digital output from the comparator of FIG. 7), a simplified voltage to current converter 44 is used.
  • the simplified voltage to current converter only requires a single transistor M3, which is biased by the output voltage 52 from the differential amplifier 30.
  • the circuit of FIG. 8 thus provides a technique for adjusting the reference current linearly with the supply voltage, such that the PLL can operate at a plurality of dissimilar supply voltages.

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)

Abstract

A phase-locked loop design is provide that can operate at a plurality of dissimilar supply voltages. By adjusting the frequency range of a PLL based on the power supply voltage, the same PLL design can operate at different supply voltages.

Description

TECHNICAL FIELD
The present invention relates to integrated circuit devices, and more particularly to a phase-locked loop integrated circuit.
BACKGROUND OF THE INVENTION
Until recently, most of the integrated circuits were designed to operate with a single 5 V power supply voltage. But with the advent of portable PCs and energy efficient "green" PCs, many integrated circuits now have to be able to operate at both 3.3 V and 5 V. It is usually not a problem for digital circuits as long as the circuits can operate at the required clock frequency at 3.3 V. But for analog circuits, operating at a different supply voltage can be a complicated issue, especially for the analog phase-locked loops (PLL). For example, the frequency range of a PLL usually has a strong dependency on the power supply voltage. FIG. 1 shows a typical PLL circuit known in the art. As shown in FIG. 2A-2B, a PLL designed for 3.3 V operation can be too fast for 5 V operation, especially if variations in temperature and process conditions are also taken into account. Similarly, a PLL designed to operate at 5 V can be too slow if operated at 3.3 V.
It is an object of the present invention to provide a method for adjusting the frequency range of a PLL based on supply voltage so that the same PLL design can operate at different supply voltages.
It is yet another object of the present invention to provide PLL that can operate at both 3.3 V and 5 V.
SUMMARY OF THE INVENTION
A phase-locked loop design is provided that can operate at a plurality of dissimilar supply voltages. By adjusting the frequency range of a PLL based on the power supply voltage, the same PLL design can operate at different supply voltages.
BRIEF DESCRIPTION OF THE DRAWING
FIG. 1 shows a traditional phase-locked loop circuit
FIGS. 2A and 2B graphically depicts problems encountered when PLL supply voltage changes.
FIG. 3 is a block diagram of an improved phase-locked loop.
FIG. 4 is a schematic of a supply voltage detector circuit.
FIG. 5 is a detailed block diagram of an improved phase-locked loop.
FIG. 6 is a schematic for changing the reference voltage/current of a PLL using a voltage to current converter.
FIG. 7 is a schematic for changing the reference voltage/current of a PLL using a voltage to current converter, and including supply voltage detection circuitry.
FIG. 8 is a schematic for changing the reference voltage/current of a PLL using a linear current source, and including supply voltage detection circuitry.
FIG. 9 is a schematic for changing the reference voltage/current of a PLL using a linear current source.
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT
FIG. 3 shows how to adjust the frequency range of a PLL based on supply voltage. First, the power supply voltage level is detected by detector 12. The detector output 13 is coupled to the PLL 14. Supply voltage detector 12 operates by comparing the supply voltage VDD with a reference voltage VREF which is independent of the supply voltage. The reference voltage VREF can come from an external voltage regulator or be generated on-chip by a bandgap reference voltage source. Since the reference voltage VREF will generally be lower than the supply voltage VDD, the reference voltage cannot be compared directly with the supply voltage. Rather, the supply voltage is scaled and compared with the reference voltage. There are many possible ways to scale down the supply voltage. One way is to use a voltage divider as shown in FIG. 4. If all that is needed is to operate the PLL at 3.3 V and 5 V, a divide-by-two voltage divider R1/R2 is used to scale the supply voltage VDD from 3.3 V to 1.65 V and from 5 V to 2.5 V. For an equal margin on both sides, a 2.075 V reference voltage VREF is used to detect the supply voltage.
Once the supply voltage level is detected, the next step is to find a way to adjust the PLL frequency range accordingly. A possible solution is to insert a frequency divider which can be enabled when operated at 5 V to divide down the PLL output frequency. FIG. 5 shows a phase-locked loop 14 comprising a phase detector 18, charge pump 20, low pass filter 22 and VCO/ICO 24. However, as also shown in FIG. 5, the PLL has been modified to include a frequency divider 26 between the VCO/ICO 24 and the phase detector 18. The output 27 from the frequency divider 26 is selected by the multiplexer 28 if a 5 V supply voltage is detected, as indicated by control line 13 (which may be generated by the circuit shown in FIG. 4).
However, there are a few drawbacks associated with this approach. First of all, the frequency divider 26 requires extra silicon area and consumes extra power at relatively high frequency. Secondly, if a non-integer divider is required, it could be difficult to implement. An easier way to adjust the PLL frequency range is to adjust the reference voltage or current 40 that goes into the PLL. Most of the VCO (Voltage-Controlled Oscillator) or ICO (Current-Controlled Oscillator) based PLLs have either an external voltage or current source that determines the PLL's center operating frequency, one such oscillator being described in U.S. Pat. No. 5,302,920 entitled "Controllable Multi-Phase Ring Oscillators with Variable Current Sources and Capacitances", which is hereby incorporated by reference. By changing the reference voltage or current 40, the PLL frequency range can be adjusted based on the detected supply voltage.
FIG. 6 gives an example on how this can be done by adding two transistors M1 and M2, which function as a voltage to current (V-I) converter 34. The reference current going into the PLL at 40, which is the sum of current source output 36 and V-I converter output 38, is reduced by turning off the transistor M1 when a 5V power supply voltage is detected, as indicated by control line 13. If a 3.3 V power supply voltage is detected, transistor M1 is turned on, and supplies additional current to the PLL via output 38 to PLL input 40.
FIG. 7 shows how to operate the PLL at both 3.3 V and 5 V. It is even better if the frequency range could be adjusted linearly with the supply voltage so that the PLL could operate at any supply voltage level. This is done by replacing the comparator 16 of FIG. 4 with a differential amplifier, as shown at 30 in FIG. 8. The output 52 of the differential amplifier is proportional to the difference between the supply-independent reference voltage VREF and the scaled supply voltage VDD. This output voltage 52 is then used to adjust the reference voltage/current going into the PLL, similar to the technique that was previously described with respect to FIG. 6. However, since the differential amplifier provides an analog output voltage (as opposed to a digital output from the comparator of FIG. 7), a simplified voltage to current converter 44 is used.
As shown in FIG. 9, the simplified voltage to current converter only requires a single transistor M3, which is biased by the output voltage 52 from the differential amplifier 30.
The circuit of FIG. 8 thus provides a technique for adjusting the reference current linearly with the supply voltage, such that the PLL can operate at a plurality of dissimilar supply voltages.
While I have illustrated and described the preferred embodiments of our invention, it is to be understood that I do not limit myself to the precise constructions herein disclosed, and the right is reserved to all changes and modifications coming within the scope of the invention as defined in the appended claims.

Claims (6)

I claim: .[.
1. A method for operating a phase-locked loop, comprising the steps of:
detecting a supply voltage; and
adjusting the operating frequency of the phase-locked loop based upon the detected supply voltage..].
2. A method to adjust the frequency range of a phase-locked loop, comprising the steps of:
detecting a supply voltage; and
enabling or disabling one or more frequency dividers in the PLL based upon the detected supply voltage. .[.3. A method to adjust the frequency range of a phase-locked loop (PLL), comprising the steps of:
detecting a supply voltage; and
adjusting a PLL reference voltage or current based upon the detected supply voltage..]..[.4. A phase-locked loop, comprising:
means for detecting a supply voltage; and
means for adjusting the operating frequency of the phase-locked loop based
upon the detected supply voltage..].5. A system for adjusting the frequency range of a phase-locked loop, comprising:
means for detecting a supply voltage; and
means for selectively enabling at least one frequency divider in the PLL
based upon the detected supply voltage. .[.6. A system for adjusting the frequency range of a phase-locked loop (PLL), comprising:
means for detecting a supply voltage; and
means for adjusting a PLL reference voltage or current based upon the detected supply voltage..]..[.7. A phase-locked loop circuit powered by a supply voltage, comprising:
at least one current source which adjusts the reference operating point of an oscillator in said phase-locked loop based upon the supply voltage..]..[.8. A phase-locked loop circuit powered by a supply voltage, comprising:
a phase detector operatively coupled to a charge pump;
a filter operatively coupled to the charge pump;
an oscillator, operatively coupled to the filter, said oscillator having a reference operating point; and
adjusting means for dynamically adjusting the reference operating point based upon the supply voltage..]..[.9. The circuit of claim 8 wherein the adjusting means comprises a plurality of current sources..]..[.10. The circuit of claim 9 further comprising means for selectively enabling at
least one of the plurality of current sources..].11. A circuit for adjusting the .[.reference operating point.]. .Iadd.frequency range .Iaddend.of a phase-locked loop, comprising:
a differential amplifier having a reference voltage input and a scaled supply voltage input.Iadd., said differential amplifier generating an output that is proportional to a difference between said reference voltage input and said scaled supply voltage input.Iaddend.;
a linear current source having at least one input coupled to .[.an.]. .Iadd.said .Iaddend.output of .[.the.]. .Iadd.said .Iaddend.differential amplifier.Iadd., said linear current source providing a current output related to said output of said differential amplifier.Iaddend.; and
a fixed current source coupled to an output of the linear current source.Iadd., said fixed current source generating an output and, together with said current output of said linear current source, being used to adjust a signal applied to the phase-locked loop.Iaddend.. .[.12. A phase-locked loop circuit powered by a supply voltage, comprising:
a phase detector operatively coupled to a charge pump;
a filter operatively coupled to the charge pump;
an oscillator, operatively coupled to the filter, said oscillator having a reference operating point; and
at least one current source which adjusts the reference operating point of
said oscillator based upon the supply voltage..]..Iadd.13. A circuit of claim 11 wherein said scaled supply voltage input is provided using a supply voltage and said reference voltage input is provided independently of said supply voltage. .Iaddend.
US08/725,913 1994-09-23 1996-10-04 Supply voltage tolerant phase-locked loop circuit Expired - Lifetime USRE36874E (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US08/725,913 USRE36874E (en) 1994-09-23 1996-10-04 Supply voltage tolerant phase-locked loop circuit

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US08/311,469 US5463352A (en) 1994-09-23 1994-09-23 Supply voltage tolerant phase-locked loop circuit
US08/725,913 USRE36874E (en) 1994-09-23 1996-10-04 Supply voltage tolerant phase-locked loop circuit

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US08/311,469 Reissue US5463352A (en) 1994-09-23 1994-09-23 Supply voltage tolerant phase-locked loop circuit

Publications (1)

Publication Number Publication Date
USRE36874E true USRE36874E (en) 2000-09-19

Family

ID=23207012

Family Applications (2)

Application Number Title Priority Date Filing Date
US08/311,469 Ceased US5463352A (en) 1994-09-23 1994-09-23 Supply voltage tolerant phase-locked loop circuit
US08/725,913 Expired - Lifetime USRE36874E (en) 1994-09-23 1996-10-04 Supply voltage tolerant phase-locked loop circuit

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US08/311,469 Ceased US5463352A (en) 1994-09-23 1994-09-23 Supply voltage tolerant phase-locked loop circuit

Country Status (5)

Country Link
US (2) US5463352A (en)
EP (1) EP0704976B1 (en)
JP (1) JP3963282B2 (en)
KR (1) KR100389686B1 (en)
DE (1) DE69503859T2 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6281712B1 (en) * 2000-09-05 2001-08-28 Motorola, Inc. Phase detector with frequency steering
US20090002063A1 (en) * 2007-06-26 2009-01-01 Nec Electronics Corporation Semiconductor Circuit

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5812004A (en) * 1996-10-23 1998-09-22 Dallas Semiconductor Corporation Current compensated clock for a microcircuit
GB2319409B (en) * 1996-11-15 1999-01-27 Nokia Telecommunications Oy Apparatus and method for stabilising the frequency of a phase locked loop
JP2000315948A (en) 1999-04-28 2000-11-14 Nec Corp Pll frequency synthesizer
US7012487B2 (en) * 2001-04-18 2006-03-14 Broadcom Corporation Transconductance device employing native MOS transistors
US7042277B2 (en) * 2003-10-14 2006-05-09 International Business Machines Corporation Circuit and method for reducing jitter in a PLL of high speed serial links
JP4524566B2 (en) * 2004-01-30 2010-08-18 セイコーエプソン株式会社 Asynchronous processor, electro-optical device, and electronic apparatus
CN100483298C (en) * 2004-05-26 2009-04-29 密克罗奇普技术公司 Automatic clock speed control
US7219246B2 (en) 2004-05-26 2007-05-15 Microchip Technology Inc. Digital system having selectable clock speed based upon available supply voltage and PLL configuration register settings
KR100598011B1 (en) * 2004-06-29 2006-07-06 삼성전자주식회사 Clock Usage Circuit and Clock Signal Generation Method
US7688150B2 (en) * 2006-11-29 2010-03-30 Intel Corporation PLL with controllable bias level
US7724078B2 (en) * 2007-03-22 2010-05-25 Intel Corporation Adjusting PLL/analog supply to track CPU core supply through a voltage regulator
US8581667B2 (en) * 2011-11-11 2013-11-12 Qualcomm Incorporated Tuning voltage range extension circuit and method
JP6245424B2 (en) * 2013-08-08 2017-12-13 セイコーエプソン株式会社 OSCILLATOR CIRCUIT CONTROL METHOD, OSCILLATION CIRCUIT, OSCILLATOR, ELECTRONIC DEVICE, AND MOBILE BODY
TWI586108B (en) * 2014-11-06 2017-06-01 To prevent multi-power system in the phase-locked circuit circuit can not afford the power supply voltage Circuit
JP6418971B2 (en) * 2015-02-05 2018-11-07 キヤノン株式会社 Information processing apparatus and control method thereof

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5061907A (en) * 1991-01-17 1991-10-29 National Semiconductor Corporation High frequency CMOS VCO with gain constant and duty cycle compensation
US5175512A (en) * 1992-02-28 1992-12-29 Avasem Corporation High speed, power supply independent CMOS voltage controlled ring oscillator with level shifting circuit
US5258725A (en) * 1990-10-04 1993-11-02 Kabushiki Kaisha Toshiba Phase lock loop with compensation for voltage or temperature changes in a phase comparator
JPH05335840A (en) * 1992-05-28 1993-12-17 Fujitsu Ltd Semiconductor integrated circuit
US5302920A (en) * 1992-10-13 1994-04-12 Ncr Corporation Controllable multi-phase ring oscillators with variable current sources and capacitances
US5331295A (en) * 1993-02-03 1994-07-19 National Semiconductor Corporation Voltage controlled oscillator with efficient process compensation

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5258725A (en) * 1990-10-04 1993-11-02 Kabushiki Kaisha Toshiba Phase lock loop with compensation for voltage or temperature changes in a phase comparator
US5061907A (en) * 1991-01-17 1991-10-29 National Semiconductor Corporation High frequency CMOS VCO with gain constant and duty cycle compensation
US5175512A (en) * 1992-02-28 1992-12-29 Avasem Corporation High speed, power supply independent CMOS voltage controlled ring oscillator with level shifting circuit
JPH05335840A (en) * 1992-05-28 1993-12-17 Fujitsu Ltd Semiconductor integrated circuit
US5302920A (en) * 1992-10-13 1994-04-12 Ncr Corporation Controllable multi-phase ring oscillators with variable current sources and capacitances
US5331295A (en) * 1993-02-03 1994-07-19 National Semiconductor Corporation Voltage controlled oscillator with efficient process compensation

Non-Patent Citations (4)

* Cited by examiner, † Cited by third party
Title
Jeong et al.; "Design of PLL-Based Clock Generation Circuits"; IEEE Journal of Solid-State Circuits, vol. SC-22, No. 2, Apr. 1987, pp. 255-261.
Jeong et al.; Design of PLL Based Clock Generation Circuits ; IEEE Journal of Solid State Circuits, vol. SC 22, No. 2, Apr. 1987, pp. 255 261. *
Ware et al.; "A 200-Mhz CMOS Phase-Locked Loop With Dual Phase Detectors"; Dec. 1989; pp.1560-1568, IEEE Journal of Solid-State Circuits, vol. 24, No. 6.
Ware et al.; A 200 Mhz CMOS Phase Locked Loop With Dual Phase Detectors ; Dec. 1989; pp.1560 1568, IEEE Journal of Solid State Circuits, vol. 24, No. 6. *

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6281712B1 (en) * 2000-09-05 2001-08-28 Motorola, Inc. Phase detector with frequency steering
US20090002063A1 (en) * 2007-06-26 2009-01-01 Nec Electronics Corporation Semiconductor Circuit

Also Published As

Publication number Publication date
US5463352A (en) 1995-10-31
DE69503859D1 (en) 1998-09-10
KR100389686B1 (en) 2003-09-13
DE69503859T2 (en) 1999-04-29
EP0704976A1 (en) 1996-04-03
KR970019096A (en) 1997-04-30
JPH08102662A (en) 1996-04-16
EP0704976B1 (en) 1998-08-05
JP3963282B2 (en) 2007-08-22

Similar Documents

Publication Publication Date Title
USRE36874E (en) Supply voltage tolerant phase-locked loop circuit
JP4864769B2 (en) PLL circuit
US20070229129A1 (en) Pll circuit
US5629650A (en) Self-biased phase-locked loop
US20060114152A1 (en) Method to eliminate PLL lock-up during power up for high frequency synthesizer
CN100483947C (en) System and method for coarse tuning a phase locked loop (pll) synthesizer using 2-pi slip detection
KR960001075B1 (en) Phase detector
US6466069B1 (en) Fast settling charge pump
US7602253B2 (en) Adaptive bandwidth phase locked loop with feedforward divider
US6255873B1 (en) Setting the common mode level of a differential charge pump output
US10447253B2 (en) High performance PLL based on PVT independent stable oscillator
US5994967A (en) Oscillator circuit employing frequency-locked loop feedback topology
US6624674B1 (en) Method and apparatus for reducing variations on damping factor and natural frequency in phase locked loops
US7835220B2 (en) PLL circuit for increasing potential difference between ground voltage and reference voltage or power source voltage of oscillation circuit
US6518846B2 (en) Voltage controlled oscillator with voltage regulation
US6919769B2 (en) Method and apparatus for fast lock acquisition in self-biased phase locked loops
US6194929B1 (en) Delay locking using multiple control signals
US6430244B1 (en) Digital phase-locked loop apparatus with enhanced phase error compensating circuit
US6700446B2 (en) Phase-locked loop frequency synthesizer including controllable synchronous frequency dividers controlled by a common frequency dividing control signal
US6624705B1 (en) Control circuit for phase-locked loop (PLL) with reduced cycle slip during acquisition of phase lock
JP2006180349A (en) Phase-locked loop circuit and semiconductor integrated circuit
US7151414B2 (en) Method and circuit for frequency synthesis using a low drift current controlled oscillator with wide output frequency range
GB2236922A (en) Frequency synthesisers
US7123065B1 (en) Method of improving lock acquisition times in systems with a narrow frequency range
US7308066B2 (en) Clock recovery circuit capable of automatically adjusting frequency range of VCO

Legal Events

Date Code Title Description
AS Assignment

Owner name: SYMBIOS, INC ., COLORADO

Free format text: CHANGE OF NAME;ASSIGNOR:SYMBIOS LOGIC INC.;REEL/FRAME:009089/0936

Effective date: 19971210

AS Assignment

Owner name: HYUNDAI ELECTRONICS AMERICA, CALIFORNIA

Free format text: TERMINATION AND LICENSE AGREEMENT;ASSIGNOR:SYMBIOS, INC.;REEL/FRAME:009596/0539

Effective date: 19980806

FPAY Fee payment

Year of fee payment: 8

AS Assignment

Owner name: HYNIX SEMICONDUCTOR AMERICA INC., CALIFORNIA

Free format text: CHANGE OF NAME;ASSIGNOR:HYUNDAI ELECTRONICS AMERICA;REEL/FRAME:015246/0599

Effective date: 20010412

Owner name: HYNIX SEMICONDUCTOR INC., KOREA, REPUBLIC OF

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HYNIX SEMICONDUCTOR AMERICA, INC.;REEL/FRAME:015279/0556

Effective date: 20040920

AS Assignment

Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL TRUS

Free format text: SECURITY INTEREST;ASSIGNOR:MAGNACHIP SEMICONDUCTOR, LTD.;REEL/FRAME:016470/0530

Effective date: 20041223

Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL TRUSTEE, NEW YORK

Free format text: SECURITY INTEREST;ASSIGNOR:MAGNACHIP SEMICONDUCTOR, LTD.;REEL/FRAME:016470/0530

Effective date: 20041223

FPAY Fee payment

Year of fee payment: 12

AS Assignment

Owner name: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD., TAIW

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MAGNACHIP SEMICONDUCTOR. LTD.;REEL/FRAME:021578/0346

Effective date: 20071114