USRE35420E - Method of increasing capacitance by surface roughening in semiconductor wafer processing - Google Patents
Method of increasing capacitance by surface roughening in semiconductor wafer processing Download PDFInfo
- Publication number
- USRE35420E USRE35420E US08/491,627 US49162795A USRE35420E US RE35420 E USRE35420 E US RE35420E US 49162795 A US49162795 A US 49162795A US RE35420 E USRE35420 E US RE35420E
- Authority
- US
- United States
- Prior art keywords
- solid particles
- layer
- discrete solid
- adhered
- angstroms
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 238000000034 method Methods 0.000 title claims abstract description 58
- 230000001965 increasing effect Effects 0.000 title claims abstract description 44
- 238000007788 roughening Methods 0.000 title claims abstract description 37
- 238000012545 processing Methods 0.000 title claims abstract description 18
- 239000004065 semiconductor Substances 0.000 title claims abstract description 14
- 239000002245 particle Substances 0.000 claims abstract description 130
- 239000007787 solid Substances 0.000 claims abstract description 84
- 239000000463 material Substances 0.000 claims abstract description 50
- 239000000758 substrate Substances 0.000 claims abstract description 23
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 47
- 239000003990 capacitor Substances 0.000 claims description 41
- 239000002002 slurry Substances 0.000 claims description 33
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 29
- 229920005591 polysilicon Polymers 0.000 claims description 28
- 229910052681 coesite Inorganic materials 0.000 claims description 23
- 229910052906 cristobalite Inorganic materials 0.000 claims description 23
- 239000000377 silicon dioxide Substances 0.000 claims description 23
- 229910052682 stishovite Inorganic materials 0.000 claims description 23
- 229910052905 tridymite Inorganic materials 0.000 claims description 23
- 238000005530 etching Methods 0.000 claims description 15
- 229910018404 Al2 O3 Inorganic materials 0.000 claims description 14
- 230000001939 inductive effect Effects 0.000 claims description 3
- 238000007598 dipping method Methods 0.000 claims 8
- 239000000243 solution Substances 0.000 description 5
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 4
- 229910052710 silicon Inorganic materials 0.000 description 4
- 239000010703 silicon Substances 0.000 description 4
- QTBSBXVTEAMEQO-UHFFFAOYSA-N Acetic acid Chemical compound CC(O)=O QTBSBXVTEAMEQO-UHFFFAOYSA-N 0.000 description 3
- 229910007277 Si3 N4 Inorganic materials 0.000 description 3
- 229910004446 Ta2 O5 Inorganic materials 0.000 description 3
- 238000010276 construction Methods 0.000 description 3
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 3
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 239000012634 fragment Substances 0.000 description 2
- 239000000126 substance Substances 0.000 description 2
- 238000012546 transfer Methods 0.000 description 2
- VHUUQVKOLVNVRT-UHFFFAOYSA-N Ammonium hydroxide Chemical compound [NH4+].[OH-] VHUUQVKOLVNVRT-UHFFFAOYSA-N 0.000 description 1
- ZAMOUSCENKQFHK-UHFFFAOYSA-N Chlorine atom Chemical compound [Cl] ZAMOUSCENKQFHK-UHFFFAOYSA-N 0.000 description 1
- GRYLNZFGIOXLOG-UHFFFAOYSA-N Nitric acid Chemical compound O[N+]([O-])=O GRYLNZFGIOXLOG-UHFFFAOYSA-N 0.000 description 1
- 238000005411 Van der Waals force Methods 0.000 description 1
- 239000000908 ammonium hydroxide Substances 0.000 description 1
- 230000003466 anti-cipated effect Effects 0.000 description 1
- 239000007864 aqueous solution Substances 0.000 description 1
- 229910052801 chlorine Inorganic materials 0.000 description 1
- 239000000460 chlorine Substances 0.000 description 1
- 239000008119 colloidal silica Substances 0.000 description 1
- 239000002131 composite material Substances 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 230000002708 enhancing effect Effects 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 238000011065 in-situ storage Methods 0.000 description 1
- 230000003993 interaction Effects 0.000 description 1
- 238000007521 mechanical polishing technique Methods 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012544 monitoring process Methods 0.000 description 1
- 229910017604 nitric acid Inorganic materials 0.000 description 1
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 238000009877 rendering Methods 0.000 description 1
- 238000003860 storage Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/40—Capacitors
- H01L28/60—Electrodes
- H01L28/82—Electrodes with an enlarged surface, e.g. formed by texturisation
- H01L28/84—Electrodes with an enlarged surface, e.g. formed by texturisation being a rough surface, e.g. using hemispherical grains
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66083—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by variation of the electric current supplied or the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched, e.g. two-terminal devices
- H01L29/66181—Conductor-insulator-semiconductor capacitors, e.g. trench capacitors
Definitions
- This invention relates generally to roughening a surface to maximize its surface area, and thereby increase available capacitance.
- This invention comprises an improved technique for roughening a surface to maximize its surface area thereby increasing the capacitance which is available.
- FIG. 1 is a diagrammatic sectional view of a wafer fragment at a processing step in accordance with the invention.
- FIG. 3 is a diagrammatic sectional view of the FIG. 1 wafer illustrated at a processing step subsequent to that illustrated by FIG. 2.
- FIG. 4 is a diagrammatic sectional view of the FIG. 1 wafer illustrated at a processing step subsequent to that illustrated by FIG. 3.
- FIG. 5 is a diagrammatic sectional view of the FIG. 1 wafer illustrated at a processing step subsequent to that illustrated by FIG. 4.
- a method of increasing capacitance by surface roughening in semiconductor wafer processing comprises:
- etching the first layer having adhered particles with an etch chemistry that etches the first layer material but is selective to the particles to etch into and roughen exposed first layer area not covered by particles.
- FIG. 1 depicts a semiconductor wafer or substrate 10. The discussion proceeds with methods of increasing capacitance between layers and formation of a capacitor with respect to water 10. Such includes a bulk substrate region 12 having an active area 14 formed therein. An insulating dielectric layer 16 has been applied atop bulk substrate 12, and a contact opening 18 etched therein to provide an access opening to active area 14. A capacitor structure will be generated atop dielectric layer 16, with a lower capacitor plate making contact through opening 18 to active area 14.
- discrete solid particles 24 are incontinuously adhered to first layer 20 exposed surface 22, which effectively produces irregularities in upwardly exposed surface 22 thereby rendering it rougher than it was before particles 24 were applied. Particles 24 thereby become a part of exposed surface 22. Particles 24 are applied in such a manner that they do not provide a continuous layer of material atop first poly layer 20, but rather result in an incontinuous application which produces discrete solid particles (either isolated or in groups) to induce a roughened effect onto exposed surface 22. Particles 24 preferably have an average diameter ranging from about 30 Angstroms to about 3,000 Angstroms, with 90 Angstroms being typical.
- the particle material should be selected or provided in such that particles 24 physically adhere to first layer 20. By way of example only, such particle material includes SiO 2 and Al 2 O 3 .
- the preferred method of application comprises a slurry dip.
- Substrate 10 is dipped into a slurry of a solution containing the suspended solid particles.
- the time period within which the wafer is in contact with the slurry is not expected to be very long. Expected residence times are from five seconds to five minutes.
- the substrate is removed from the slurry with the discrete solid particles 24 adhering to layer 20. Remaining solution of the wafer after removal would be rinsed from the wafer, leaving particles 24 adhering thereto.
- oxide may have formed atop polysilicon layer 20 prior to particle application, preferably such oxide is removed by an HF dip or other method as will be recognized by those people with skill in the art.
- the invention was reduced to practice using a standard colloidal silica slurry used in chemical mechanical polishing techniques (CMP).
- CMP chemical mechanical polishing techniques
- the particular slurry used was 6 parts water, 1 part Cab-o-SperseTM colloidal silicon, Grade SC-1 by Rippey Corp., 5080 Robert J. Mathews Parkway, Elderado Hills, Calif.
- Such is supplied to end-users at a pH of 10 to 12, and includes suspended glass SiO 2 having an average or typical diameter of about 90 Angstroms.
- a dip in such slurry of less than five seconds adhered the SiO 2 particles of the slurry to the polysilicon surface.
- Upon removal of the wafer it was rinsed and dried with particles 24 still adhering to the wafer surface.
- a capacitor dielectric layer 30, such as 100 Angstroms Si 3 N 4 and 20 Angstroms SiO 2 ; 100 Angstroms SiO 2 and 20 Angstroms Ta 2 O 5 ; 100 Angstroms Si 3 N 4 and 20 Angstroms Ta 2 O 5 ; Ta 2 O 5 or SiO 2 or Si 3 N 4 , is applied atop outer surface 28.
- the roughness of outer surface 28 transfers at least in part to the capacitor dielectric layer roughening its upper surface.
- a third layer 32 of polysilicon or other material is applied atop capacitor dielectric layer 30, with the roughness of capacitor dielectric layer 30 at least in part being transferred to third layer 32. This thereby defines a capacitor structure 50.
- the significant area for roughening and capacitance increase occurs at the interfaces of layers 32 and 26 with the capacitor dielectric 30.
- Layers 20 and 26 could be separately patterned to define an outline of a lower capacitor plate either individually or at the conclusion of application of layer 26. Alternatively, but less preferred, patterning might not be conducted until after formation of the construction illustrated by FIG. 5. Further, layers 20 and 26 could be conductively doped in situ during their respective applications, or subsequent to their application. Additionally, poly layer 20 could be patterned before or after slurry treatment. Alternate slurries, such as an aluminum oxide or silicon slurry, could of course also be used.
- Additional methods in the context of the invention could also be used to further roughen the surface area and thereby increase capacitance.
- One of such methods concerns the slurry step of application of particles 24.
- the slurry solution could be selected or comprise a chemistry that chemically etches the exposed first layer material 20 during the slurry dip process.
- polysilicon it is anticipated that the CMP colloidal silicon slurry at a pH of between 11 and 14, with 12 being preferred, could be utilized to further roughen poly layer 20 during the particle adhering step without appreciably removing layer 20 from the substrate.
- the outer surface of poly 20 would be roughened as diagrammatically illustrated by FIG. 6.
- An example etch chemistry and method which would etch the polysilicon and not the SiO 2 particles of the example would include chlorine containing plasma, a high pH aqueous solution such as KOH or ammonium hydroxide, or a mixture containing nitric acid, acetic acid, water and hydrofluoric acid.
- a high pH aqueous solution such as KOH or ammonium hydroxide
- a mixture containing nitric acid, acetic acid, water and hydrofluoric acid The methods depicted by FIGS. 6 and 7 could be combined, thereby further enhancing surface roughening.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Semiconductor Memories (AREA)
Abstract
A method of increasing capacitance by surface roughening in semiconductor wafer processing includes the following steps: a) applying a first layer of material atop a substrate thereby defining an exposed surface; b) incontinuously adhering discrete solid particles to the first layer exposed surface to roughen the exposed surface; and c) applying a second layer of material atop the first layer and adhered solid particles to define an outer surface, the particles adhered to the first layer reducing roughness into the outer surface thereby increasing its surface area and accordingly capacitance of the second layer in the final wafer structure.
Description
.Iadd.This patent resulted from a continuation-in-part application of both U.S. application Ser. No. 07/653,839, filed on Feb. 11, 1991, which issued as U.S. Pat. No. 5,102,832 on Apr. 7, 1992, and U.S. patent application Ser. No. 07/683,215, filed Apr. 10, 1991, which issued as U.S. Pat. No. 5,112,773 on May 12, 1992. .Iaddend.
This invention relates generally to roughening a surface to maximize its surface area, and thereby increase available capacitance.
As device dimensions continue to shrink in semiconductor processing, such as in the increased density of DRAMs, there is a continuing challenge to maintain desired high storage capacitance despite decreasing device size. A principal way of increasing device density is through construction techniques which include three dimensional capacitors such as trenched or stacked capacitors. It is as well recognized that capacitance can be increased by surface roughening of capacitor plates.
This invention comprises an improved technique for roughening a surface to maximize its surface area thereby increasing the capacitance which is available.
Preferred embodiments of the invention are described below with reference to the accompanying drawings.
FIG. 1 is a diagrammatic sectional view of a wafer fragment at a processing step in accordance with the invention.
FIG. 2 is a diagrammatic sectional view of the FIG. 1 wafer illustrated at a processing step subsequent to that illustrated by FIG. 1.
FIG. 3 is a diagrammatic sectional view of the FIG. 1 wafer illustrated at a processing step subsequent to that illustrated by FIG. 2.
FIG. 4 is a diagrammatic sectional view of the FIG. 1 wafer illustrated at a processing step subsequent to that illustrated by FIG. 3.
FIG. 5 is a diagrammatic sectional view of the FIG. 1 wafer illustrated at a processing step subsequent to that illustrated by FIG. 4.
FIG. 6 is a diagrammatic sectional view of an alternate wafer depicting an alternate processing step in accordance with the invention.
FIG. 7 is a diagrammatic sectional view of a wafer fragment illustrating still another alternate processing step in accordance with the invention.
This disclosure of the invention is submitted in furtherance of the constitutional purposes of the U.S. Patent Laws "to promote the progress of science and useful arts" (Article 1, Section 8).
In accordance with one aspect of the invention, a method of increasing capacitance by surface roughening in semiconductor wafer processing comprises:
applying a first layer of material atop a substrate thereby defining an exposed surface;
incontinuously adhering discrete solid particles to the first layer exposed surface to roughen the exposed surface; and
applying a second layer of material atop the first layer and adhered solid particles to define an outer surface, the particles adhered to the first layer including roughness into the outer surface thereby increasing its surface area and accordingly capacitance of the second layer.
In accordance with another aspect of the invention, a method of forming a capacitor in semiconductor wafer processing comprises:
providing a layer of insulating dielectric atop a partially processed semiconductor wafer;
etching a contact opening in the dielectric layer which aligns with an active area beneath the dielectric layer;
applying a first layer of polysilicon to a thickness of from about 300 to about 2,000 Angstroms atop the etched dielectric layer thereby defining an exposed surface of polysilicon, the polysilicon making contact with the active area;
incontinuously adhering discrete solid particles to the polysilicon exposed surface to roughen the exposed surface;
applying a second layer of polysilicon to a thickness of from about 300 Angstroms to about 2,000 Angstroms atop the first polysilicon layer and adhered solid particles to provide a lower capacitor plate having an outer surface, the particles adhered to the first polysilicon layer inducing roughness into the outer surface thereby increasing its surface area and the resultant capacitance;
applying a layer of capacitor dielectric atop the outer surface, the roughness of the outer surface at least in part being transferred to the capacitor dielectric layer; and
applying a third layer of polysilicon atop the capacitor dielectric layer, the roughness of the capacitor dielectric layer at least in part being transferred to the third layer of polysilicon.
In accordance with yet another aspect of the invention, a method of increasing capacitance by surface roughening in semiconductor wafer processing comprises the following steps:
applying a first layer of material atop a substrate thereby defining an exposed surface;
incontinuously adhering discrete solid particles to the first layer exposed surface;
etching the first layer having adhered particles with an etch chemistry that etches the first layer material but is selective to the particles to etch into and roughen exposed first layer area not covered by particles.
FIG. 1 depicts a semiconductor wafer or substrate 10. The discussion proceeds with methods of increasing capacitance between layers and formation of a capacitor with respect to water 10. Such includes a bulk substrate region 12 having an active area 14 formed therein. An insulating dielectric layer 16 has been applied atop bulk substrate 12, and a contact opening 18 etched therein to provide an access opening to active area 14. A capacitor structure will be generated atop dielectric layer 16, with a lower capacitor plate making contact through opening 18 to active area 14.
Referring to FIG. 2, a first layer of material 20 is applied atop etched dielectric layer 16 thereby defining an upper exposed surface 22. Preferably, first layer of material 20 is polysilicon applied to a thickness of from about 300 Angstroms to 2,000 Angstroms, with 1,000 Angstroms being typical. Polysilicon layer 20 makes contact with active area 14 through contact opening 18.
Referring to FIG. 3, discrete solid particles 24 are incontinuously adhered to first layer 20 exposed surface 22, which effectively produces irregularities in upwardly exposed surface 22 thereby rendering it rougher than it was before particles 24 were applied. Particles 24 thereby become a part of exposed surface 22. Particles 24 are applied in such a manner that they do not provide a continuous layer of material atop first poly layer 20, but rather result in an incontinuous application which produces discrete solid particles (either isolated or in groups) to induce a roughened effect onto exposed surface 22. Particles 24 preferably have an average diameter ranging from about 30 Angstroms to about 3,000 Angstroms, with 90 Angstroms being typical. The particle material should be selected or provided in such that particles 24 physically adhere to first layer 20. By way of example only, such particle material includes SiO2 and Al2 O3.
The preferred method of application comprises a slurry dip. Substrate 10 is dipped into a slurry of a solution containing the suspended solid particles. The time period within which the wafer is in contact with the slurry is not expected to be very long. Expected residence times are from five seconds to five minutes. The substrate is removed from the slurry with the discrete solid particles 24 adhering to layer 20. Remaining solution of the wafer after removal would be rinsed from the wafer, leaving particles 24 adhering thereto. Where oxide may have formed atop polysilicon layer 20 prior to particle application, preferably such oxide is removed by an HF dip or other method as will be recognized by those people with skill in the art.
The invention was reduced to practice using a standard colloidal silica slurry used in chemical mechanical polishing techniques (CMP). The particular slurry used was 6 parts water, 1 part Cab-o-Sperse™ colloidal silicon, Grade SC-1 by Rippey Corp., 5080 Robert J. Mathews Parkway, Elderado Hills, Calif. Such is supplied to end-users at a pH of 10 to 12, and includes suspended glass SiO2 having an average or typical diameter of about 90 Angstroms. A dip in such slurry of less than five seconds adhered the SiO2 particles of the slurry to the polysilicon surface. Upon removal of the wafer, it was rinsed and dried with particles 24 still adhering to the wafer surface. The adherence of the SiO2 particles is understood to result from chemical interaction with the surface due to van der Waals forces and dangling or available silicon bonding sites at the edge of the polycrystalline silicon structure that adhere to the SiO2. Materials other than polysilicon and SiO2 particles could of course be utilized in the context of the invention.
Referring to FIG. 4, a second layer 26 of polysilicon or other material is applied atop first layer 20 and adhered solid particles 24 thereby defining an outer surface 28. Second layer 26 is preferably applied to a thickness of from about 100 Angstroms to about 2,000 Angstroms, with 500 Angstroms being typical. Particles 24 adhering to first layer 20 induce roughness into outer surface 28 thereby increasing the surface area of outer surface 28 than were particles 24 not present, and accordingly increasing the capacitance of the final structure. In the described embodiment, the composite or combination of layers 20 and 26 which include particles 24 will become a lower capacitor plate.
Referring to FIG. 5, a capacitor dielectric layer 30, such as 100 Angstroms Si3 N4 and 20 Angstroms SiO2 ; 100 Angstroms SiO2 and 20 Angstroms Ta2 O5 ; 100 Angstroms Si3 N4 and 20 Angstroms Ta2 O5 ; Ta2 O5 or SiO2 or Si3 N4, is applied atop outer surface 28. The roughness of outer surface 28 transfers at least in part to the capacitor dielectric layer roughening its upper surface. Thereafter, a third layer 32 of polysilicon or other material is applied atop capacitor dielectric layer 30, with the roughness of capacitor dielectric layer 30 at least in part being transferred to third layer 32. This thereby defines a capacitor structure 50. The significant area for roughening and capacitance increase occurs at the interfaces of layers 32 and 26 with the capacitor dielectric 30.
Additional methods in the context of the invention could also be used to further roughen the surface area and thereby increase capacitance. One of such methods concerns the slurry step of application of particles 24. The slurry solution could be selected or comprise a chemistry that chemically etches the exposed first layer material 20 during the slurry dip process. With respect to polysilicon, it is anticipated that the CMP colloidal silicon slurry at a pH of between 11 and 14, with 12 being preferred, could be utilized to further roughen poly layer 20 during the particle adhering step without appreciably removing layer 20 from the substrate. By increasing, monitoring and controlling the residence time during the dip as would be readily determined by a person of skill in the art, the outer surface of poly 20 would be roughened as diagrammatically illustrated by FIG. 6. (Like components between the various embodiments of the disclosure utilize the same numbers, with the suffixes "a" and "b" being utilized to designate the different alternate embodiments.) In FIG. 6, wafer 10a is illustrated as having a poly layer 20a and particles 24a applied thereto. Upper surface 22a is illustrated as being roughened more than the FIGS. 1-5 embodiment due to etching of layer 20a during the slurry dip process. Such additional roughening of surface 22a will transfer at least in part to the subsequent dielectric layer and upper capacitor plate layer (not shown), thereby increasing available capacitance further.
In an alternate method of added roughening, the method would further comprise etching first layer 20 having particles 24 adhered thereto with an etch chemistry that etches first layer material but is selective to the material of particles 24. This will thereby further roughen exposed first layer area 22 not covered by particles 24. Such is diagrammatically illustrated in FIG. 7. The upper surface area 22b between particles 24b is indicated as being etched to further increase the roughness of applied layer 20b. The degree of etching is illustrated as being greater in degree or severity than that illustrated by the FIG. 6 method, thereby further increasing available capacitance. An example etch chemistry and method which would etch the polysilicon and not the SiO2 particles of the example would include chlorine containing plasma, a high pH aqueous solution such as KOH or ammonium hydroxide, or a mixture containing nitric acid, acetic acid, water and hydrofluoric acid. The methods depicted by FIGS. 6 and 7 could be combined, thereby further enhancing surface roughening.
In yet another aspect of the invention the wafer could be processed as generally described above, except that particles 24a or 24b are removed prior to deposition of the dielectric layer. With respect to the example of FIG. 6, a slurry solution containing particles 24a which will etch material 20a will roughen surface 22a to a greater degree than were particles 24a not in the slurry solution. Upon adhering of particles 24a to material 20a, the slurry will continue to etch exposed material 20a which is not covered by adhered particles 24a. Such will produce higher peaks and lower valleys than were the particles not present in the slurry. With respect to the example of FIG. 7, a subsequent etch (after particle 24a adherence) which is selective to the particles will likewise produce higher peaks and lower valleys than were the particles not adhered to material 20a during the etch. The particles 24a or 24b could then be removed leaving a rougher surface than would otherwise have been obtained were the particles not present earlier in the process. Where the particles are SiO2 or Al2 O3, an HF dip would be an example of a method which would remove the particles without disrupting first layer material 20, 20a, or 20b. Thereafter, a capacitor dielectric layer would be applied, followed by the other capacitor plate material.
In compliance with the statute, the invention has been described in language more or less specific as to structural and methodical features. It is to be understood, however, that the invention is not limited to the specific features shown and described, since the means and construction herein disclosed comprise preferred forms of putting the invention into effect. The invention is, therefore, claimed in any of its forms or modifications within the proper scope of the appended claims appropriately interpreted in accordance with the doctrine of equivalents.
Claims (37)
1. A method of increasing capacitance by surface roughening in semiconductor wafer processing comprising the following steps:
applying a first layer of material atop a substrate thereby defining an exposed surface;
incontinuously adhering discrete solid particles to the first layer exposed surface to roughen the exposed surface; and
applying a second layer of material atop the first layer and the adhered discrete solid particles to define an outer surface, the discrete solid particles adhered to the first layer inducing roughness into the outer surface thereby increasing its surface area and accordingly capacitance of the second layer in a final wafer structure.
2. The method of increasing capacitance by surface roughening of claim 1 wherein the discrete solid particles have an average diameter ranging from 30 Angstroms to 3,000 Angstroms.
3. The method of increasing capacitance by surface roughening of claim 1 wherein the discrete solid particles are of a material selected from the group consisting of SiO2 and Al2 O3.
4. The method of increasing capacitance by surface roughening of claim 1 wherein,
the discrete solid particles have an average diameter ranging from 30 Angstroms to 3,000 Angstroms; and the discrete solid particles are of a material selected from the group consisting of SiO2 and Al2 O3.
5. The method of increasing capacitance by surface roughening of claim 1 further comprising etching the first layer having the adhered discrete solid particles with an etch chemistry that etches the first layer material but is selective to the adhered discrete solid particles to roughen the exposed first layer area not covered by the adhered discrete solid particles.
6. The method of increasing capacitance by surface roughening of claim 5 wherein the discrete solid particles have an average diameter ranging from 30 Angstroms to 3,000 Angstroms.
7. The method of increasing capacitance by surface roughening of claim 5 wherein the discrete solid particles are of a material selected from the group consisting of SiO2 and Al2 O3.
8. The method of increasing capacitance by surface roughening of claim 1 wherein the step of adhering the discrete solid particles comprises dipping the substrate into a slurry of a solution containing the discrete solid particles suspended therein, removing the substrate from the slurry with the discrete solid particles adhering to the first layer, and rinsing remaining solution from the wafer.
9. The method of increasing capacitance by surface roughening of claim 8 wherein the discrete solid particles have an average diameter ranging from 30 Angstroms to 3,000 Angstroms.
10. The method of increasing capacitance by surface roughening of claim 8 wherein the discrete solid particles are of a material selected from the group consisting of SiO2 and Al2 O3.
11. The method of increasing capacitance by surface roughening of claim 8 further comprising etching the first layer having the adhered discrete solid particles with an etch chemistry that etches the first layer material but is selective to the adhered discrete solid particles to roughen the exposed first layer area not covered by the adhered discrete solid particles.
12. The method of increasing capacitance by surface roughening of claim 1 wherein,
the step of adhering the discrete solid particles comprises dipping the substrate into a slurry of a solution containing the discrete solid particles suspended therein, removing the substrate from the slurry with the discrete solid particles adhering to the first layer, and rinsing remaining solution from the wafer; and
the slurry solution being comprised of a chemistry that chemically etches the exposed first layer material during the dipping step to further roughen the exposed surface.
13. The method of increasing capacitance by surface roughening of claim 12 wherein the discrete solid particles have an average diameter ranging from 30 Angstroms to 3,000 Angstroms.
14. The method of increasing capacitance by surface roughening of claim 12 wherein the discrete solid particles are of a material selected from the group consisting of SiO2 and Al2 O3.
15. The method of increasing capacitance by surface roughening of claim 12 further comprising an additional step of etching the first layer having the adhered discrete solid particles with an etch chemistry that etches the first layer material but is selective to the adhered discrete solid particles to roughen the exposed first layer area not covered by the adhered discrete solid particles.
16. The method of increasing capacitance by surface roughening of claim 15 wherein the discrete solid particles have an average diameter ranging from 30 Angstroms to 3,000 Angstroms.
17. The method of increasing capacitance by surface roughening of claim 15 wherein the discrete solid particles are of a material selected from the group consisting of SiO2 and Al2 O3.
18. A method of forming a capacitor in semiconductor wafer processing comprising the following steps:
providing a layer of insulating dielectric atop a partially processed semiconductor wafer;
etching a contact opening in the dielectric layer which aligns with an active area beneath the dielectric layer;
applying a first layer of polysilicon to a thickness of from about 100 to 2,000 Angstroms atop the etched dielectric layer thereby defining an exposed surface of polysilicon, the polysilicon making contact with the active area;
incontinuously adhering discrete solid particles to the polysilicon exposed surface to roughen the exposed surface;
applying a second layer of polysilicon to a thickness of from about 300 to 2000 Angstroms atop the first polysilicon layer and adhered discrete solid particles to provide a lower capacitor plate having an outer surface, the discrete solid particles adhered to the first polysilicon layer inducing roughness into the outer surface thereby increasing its surface area and accordingly capacitance of the lower capacitor plate in a final wafer structure;
applying a layer of capacitor dielectric atop the outer surface, the roughness of the outer surface at least in part being transferred to the capacitor dielectric layer; and
applying a third layer of polysilicon atop the capacitor dielectric layer, the roughness of the capacitor dielectric layer at least in part being transferred to the third layer of polysilicon.
19. The method of forming a capacitor of claim 18 wherein the discrete solid particles have an average diameter ranging from 30 Angstroms to 3,000 Angstroms.
20. The method of forming a capacitor of claim 18 wherein the discrete solid particles are of a material selected from the group consisting of SiO2 and Al2 O3.
21. The method of increasing capacitance by surface roughening of claim 18 further comprising etching the first layer having the adhered discrete solid particles with an etch chemistry that etches the first layer material but is selective to the adhered discrete solid particles to roughen the exposed first layer area not covered by the adhered discrete solid particles.
22. The method of forming a capacitor of claim 21 wherein the discrete solid particles have an average diameter ranging from 30 Angstroms to 3,000 Angstroms.
23. The method of forming a capacitor of claim 21 wherein the discrete solid particles are of a material selected from the group consisting of SiO2 and Al2 O3.
24. The method of increasing capacitance by surface roughening of claim 18 wherein the step of adhering the discrete solid particles comprises dipping the substrate into a slurry of a solution containing the discrete solid particles suspended therein, removing the substrate from the slurry with the discrete seolid particles adhering to the first layer, and rinsing remaining solution from the wafer.
25. The method of forming a capacitor of claim 24 wherein the discrete solid particles have an average diameter ranging from 30 Angstroms to 3,000 Angstroms.
26. The method of forming a capacitor of claim 24 wherein the discrete solid particles are of a material selected from the group consisting of SiO2 and Al2 O3.
27. The method of increasing capacitance by surface roughening of claim 24 further comprising etching the first layer having the adhered discrete solid particles with an etch chemistry that etches the first layer material but is selective to the adhered discrete solid particles to roughen the exposed first layer area not covered by the adhered discrete solid particles.
28. The method of forming a capacitor of claim 18 wherein,
the step of adhering the discrete solid particles comprises dipping the substrate into a slurry of a solution containing the discrete solid particles suspended therein, removing the substrate from the slurry with the discrete solid particles adhering to the first layer, and rinsing remaining solution from the wafer; and
the slurry solution being comprised of a chemistry that chemically etches polysilicon during the dipping step to further roughen the exposed surface.
29. The method of forming a capacitor of claim 28 wherein the discrete solid particles have an average diameter ranging from 30 Angstroms to 3,000 Angstroms.
30. The method of forming a capacitor of claim 28 wherein the discrete solid particles are of a material selected from the group consisting of SiO2 and Al2 O3.
31. The method of increasing capacitance by surface roughening of claim 28 further comprising an additional step of etching the first layer having the adhered discrete solid particles with an etch chemistry that etches the first layer material but is selective to the adhered discrete solid particles to roughen the exposed first layer area not covered by the adhered discrete solid particles.
32. The method of forming a capacitor of claim 31 wherein the discrete solid particles have an average diameter ranging from 30 Angstroms to 3,000 Angstroms.
33. The method of forming a capacitor of claim 31 wherein the discrete solid particles are of a material selected from the group consisting of SiO2 and Al2 O3.
34. A method of increasing capacitance by surface roughening in semiconductor wafer processing comprising the following steps:
applying a first layer of material atop a substrate thereby defining an exposed surface;
incontinuously adhering discrete solid particles to the first layer exposed surface, such step of adhering the discrete solid particles comprising dipping the substrate into a slurry of a solution containing the discrete solid particles suspended therein, removing the substrate from the slurry with the discrete solid particles adhering to the first layer, and rinsing remaining solution from the wafer; and
etching the first layer having the adhered discrete solid particles with an etch chemistry that etches the first layer material but is selective to the adhered discrete solid particles to etch into and roughen the exposed first layer area not covered by the adhered discrete solid particles.
35. The method of increasing capacitance by surface roughening of claim 34 whereto the slurry solution is comprised of a chemistry that chemically etches the exposed first layer material during dipping to further roughen the exposed surface.
36. A method of increasing capacitance by surface roughening in semiconductor wafer processing comprising the following steps:
applying a first layer of material atop a substrate thereby defining an exposed surface;
incontinuously adhering discrete solid particles to the first layer exposed surface, such particles comprising SiO2 ; and
etching the first layer having the adhered discrete solid particles with an etch chemistry that etches the first layer material but is selective to the adhered discrete solid particles to etch into and roughen the exposed first layer area not covered by the adhered discrete solid particles.
37. A method of increasing capacitance by surface roughening in semiconductor wafer processing comprising the following steps:
applying a first layer of material atop a substrate thereby defining an exposed surface;
incontinuously adhering discrete solid particles to the first layer exposed surface, such particles comprising Al2 O3 ; and
etching the first layer having the adhered discrete solid particles with an etch chemistry that etches the first layer material but is selective to the adhered discrete solid particles to etch into and roughen the exposed first layer area not covered by the adhered discrete solid particles.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US08/491,627 USRE35420E (en) | 1991-02-11 | 1995-06-19 | Method of increasing capacitance by surface roughening in semiconductor wafer processing |
Applications Claiming Priority (4)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US07/653,839 US5102832A (en) | 1991-02-11 | 1991-02-11 | Methods for texturizing polysilicon |
| US07/683,215 US5112773A (en) | 1991-04-10 | 1991-04-10 | Methods for texturizing polysilicon utilizing gas phase nucleation |
| US07/812,061 US5244842A (en) | 1991-12-17 | 1991-12-17 | Method of increasing capacitance by surface roughening in semiconductor wafer processing |
| US08/491,627 USRE35420E (en) | 1991-02-11 | 1995-06-19 | Method of increasing capacitance by surface roughening in semiconductor wafer processing |
Related Parent Applications (3)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| US07/653,839 Continuation-In-Part US5102832A (en) | 1991-02-11 | 1991-02-11 | Methods for texturizing polysilicon |
| US07/683,215 Continuation-In-Part US5112773A (en) | 1991-02-11 | 1991-04-10 | Methods for texturizing polysilicon utilizing gas phase nucleation |
| US07/812,061 Reissue US5244842A (en) | 1991-02-11 | 1991-12-17 | Method of increasing capacitance by surface roughening in semiconductor wafer processing |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| USRE35420E true USRE35420E (en) | 1997-01-07 |
Family
ID=27417910
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| US08/491,627 Expired - Lifetime USRE35420E (en) | 1991-02-11 | 1995-06-19 | Method of increasing capacitance by surface roughening in semiconductor wafer processing |
Country Status (1)
| Country | Link |
|---|---|
| US (1) | USRE35420E (en) |
Cited By (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5830793A (en) * | 1995-12-28 | 1998-11-03 | Micron Technology, Inc. | Method of selective texfturing for patterned polysilicon electrodes |
| US6180449B1 (en) | 1997-08-21 | 2001-01-30 | Micron Technology, Inc. | Depletion compensated polysilicon electrodes |
| US6188097B1 (en) | 1997-07-02 | 2001-02-13 | Micron Technology, Inc. | Rough electrode (high surface area) from Ti and TiN |
| US6187631B1 (en) | 1995-11-15 | 2001-02-13 | Micron Technology, Inc. | Hemispherical grained silicon on conductive nitride |
| US6303953B1 (en) | 1997-08-21 | 2001-10-16 | Micron Technology, Inc. | Integrated capacitor bottom electrode with etch stop layer |
| US6507477B1 (en) | 2000-09-11 | 2003-01-14 | John E. Stauffer | Electrical capacitor |
| US6764943B2 (en) | 2000-06-08 | 2004-07-20 | Micron Technology, Inc. | Methods for forming and integrated circuit structures containing enhanced-surface-area conductive layers |
Citations (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS59123279A (en) * | 1982-12-28 | 1984-07-17 | Semiconductor Energy Lab Co Ltd | Manufacture of photoelectric conversion device |
| JPH01187847A (en) * | 1988-01-22 | 1989-07-27 | Hitachi Ltd | Forming method for capacitor |
| US5017505A (en) * | 1986-07-18 | 1991-05-21 | Nippondenso Co., Ltd. | Method of making a nonvolatile semiconductor memory apparatus with a floating gate |
| US5037773A (en) * | 1990-11-08 | 1991-08-06 | Micron Technology, Inc. | Stacked capacitor doping technique making use of rugged polysilicon |
| US5068199A (en) * | 1991-05-06 | 1991-11-26 | Micron Technology, Inc. | Method for anodizing a polysilicon layer lower capacitor plate of a DRAM to increase capacitance |
| US5082797A (en) * | 1991-01-22 | 1992-01-21 | Micron Technology, Inc. | Method of making stacked textured container capacitor |
| US5102832A (en) * | 1991-02-11 | 1992-04-07 | Micron Technology, Inc. | Methods for texturizing polysilicon |
| US5112773A (en) * | 1991-04-10 | 1992-05-12 | Micron Technology, Inc. | Methods for texturizing polysilicon utilizing gas phase nucleation |
| US5134086A (en) * | 1991-03-20 | 1992-07-28 | Samsung Electronics Co., Ltd. | Method for manufacturing capacitor of highly integrated semiconductor memory device |
| US5149676A (en) * | 1990-06-22 | 1992-09-22 | Hyundai Electronics Industries Co., Ltd. | Silicon layer having increased surface area and method for manufacturing |
-
1995
- 1995-06-19 US US08/491,627 patent/USRE35420E/en not_active Expired - Lifetime
Patent Citations (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS59123279A (en) * | 1982-12-28 | 1984-07-17 | Semiconductor Energy Lab Co Ltd | Manufacture of photoelectric conversion device |
| US5017505A (en) * | 1986-07-18 | 1991-05-21 | Nippondenso Co., Ltd. | Method of making a nonvolatile semiconductor memory apparatus with a floating gate |
| JPH01187847A (en) * | 1988-01-22 | 1989-07-27 | Hitachi Ltd | Forming method for capacitor |
| US5149676A (en) * | 1990-06-22 | 1992-09-22 | Hyundai Electronics Industries Co., Ltd. | Silicon layer having increased surface area and method for manufacturing |
| US5037773A (en) * | 1990-11-08 | 1991-08-06 | Micron Technology, Inc. | Stacked capacitor doping technique making use of rugged polysilicon |
| US5082797A (en) * | 1991-01-22 | 1992-01-21 | Micron Technology, Inc. | Method of making stacked textured container capacitor |
| US5102832A (en) * | 1991-02-11 | 1992-04-07 | Micron Technology, Inc. | Methods for texturizing polysilicon |
| US5134086A (en) * | 1991-03-20 | 1992-07-28 | Samsung Electronics Co., Ltd. | Method for manufacturing capacitor of highly integrated semiconductor memory device |
| US5112773A (en) * | 1991-04-10 | 1992-05-12 | Micron Technology, Inc. | Methods for texturizing polysilicon utilizing gas phase nucleation |
| US5068199A (en) * | 1991-05-06 | 1991-11-26 | Micron Technology, Inc. | Method for anodizing a polysilicon layer lower capacitor plate of a DRAM to increase capacitance |
Cited By (18)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6187631B1 (en) | 1995-11-15 | 2001-02-13 | Micron Technology, Inc. | Hemispherical grained silicon on conductive nitride |
| US6440795B1 (en) | 1995-11-15 | 2002-08-27 | Micron Technology, Inc. | Hemispherical grained silicon on conductive nitride |
| US5830793A (en) * | 1995-12-28 | 1998-11-03 | Micron Technology, Inc. | Method of selective texfturing for patterned polysilicon electrodes |
| US6238994B1 (en) * | 1997-07-02 | 2001-05-29 | Micron Technology, Inc. | Method of creating a rough electrode (high surface area) from Ti and TiN and resulting article |
| US20020187607A1 (en) * | 1997-07-02 | 2002-12-12 | Derderian Garo J. | Method of forming a rough (high surface area) electrode from Ti and TiN capacitors and semiconductor devices including same |
| US6902985B2 (en) | 1997-07-02 | 2005-06-07 | Micron Technology, Inc. | Method of forming a rough (high surface area) electrode from Ti and TiN capacitors and semiconductor devices including same |
| US6608343B2 (en) | 1997-07-02 | 2003-08-19 | Micron Technology, Inc. | Rough (high surface area) electrode from Ti and TiN, capacitors and semiconductor devices including same |
| US6399982B1 (en) | 1997-07-02 | 2002-06-04 | Micron Technology, Inc. | Rough (high surface area) electrode from Ti and TiN capacitors and semiconductor devices including same |
| US6188097B1 (en) | 1997-07-02 | 2001-02-13 | Micron Technology, Inc. | Rough electrode (high surface area) from Ti and TiN |
| US6506645B2 (en) | 1997-08-21 | 2003-01-14 | Micron Technology, Inc. | Depletion compensated polysilicon electrodes |
| US6180449B1 (en) | 1997-08-21 | 2001-01-30 | Micron Technology, Inc. | Depletion compensated polysilicon electrodes |
| US6333536B1 (en) | 1997-08-21 | 2001-12-25 | Micron Technology, Inc. | Depletion compensated polysilicon electrodes |
| US6303953B1 (en) | 1997-08-21 | 2001-10-16 | Micron Technology, Inc. | Integrated capacitor bottom electrode with etch stop layer |
| US6764943B2 (en) | 2000-06-08 | 2004-07-20 | Micron Technology, Inc. | Methods for forming and integrated circuit structures containing enhanced-surface-area conductive layers |
| US6812112B2 (en) * | 2000-06-08 | 2004-11-02 | Micron Technology, Inc. | Methods for forming and integrated circuit structures containing enhanced-surface-area conductive layers |
| US20040217409A1 (en) * | 2000-06-08 | 2004-11-04 | Micron Technology, Inc. | Methods for forming and integrated circuit structures containing enhanced-surface-area conductive layers |
| US7253102B2 (en) | 2000-06-08 | 2007-08-07 | Micron Technology, Inc. | Methods for forming and integrated circuit structures containing enhanced-surface-area conductive layers |
| US6507477B1 (en) | 2000-09-11 | 2003-01-14 | John E. Stauffer | Electrical capacitor |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5244842A (en) | Method of increasing capacitance by surface roughening in semiconductor wafer processing | |
| US5391511A (en) | Semiconductor processing method of producing an isolated polysilicon lined cavity and a method of forming a capacitor | |
| US5182232A (en) | Metal silicide texturizing technique | |
| US5976767A (en) | Ammonium hydroxide etch of photoresist masked silicon | |
| WO2003049186A3 (en) | Transistor metal gate structure that minimizes non-planarity effects and method of formation | |
| EP1994556A2 (en) | Highly selective doped oxide etchant | |
| US5716535A (en) | Methods and etchants for etching oxides of silicon with low selectivity | |
| GB2307788A (en) | Method for forming field oxide in semiconductor device | |
| USRE35420E (en) | Method of increasing capacitance by surface roughening in semiconductor wafer processing | |
| US5966611A (en) | Semiconductor processing for forming capacitors by etching polysilicon and coating layer formed over the polysilicon | |
| US7022570B2 (en) | Methods of forming hemispherical grained silicon on a template on a semiconductor work object | |
| US5874336A (en) | Method to improve yield for capacitors formed using etchback of polysilicon hemispherical grains | |
| US6093575A (en) | Semiconductor device and production method of a semiconductor device having a capacitor | |
| US6333215B1 (en) | Method for manufacturing a semiconductor device | |
| US5912185A (en) | Methods for forming contact holes having improved sidewall profiles | |
| US7151026B2 (en) | Semiconductor processing methods | |
| US20030102528A1 (en) | Wafer surface that facilitates particle removal | |
| US6613648B1 (en) | Shallow trench isolation using TEOS cap and polysilicon pullback | |
| JPH0653434A (en) | Semiconductor working method for manufacture of insulating polysilicon land cavity and for manufacture of capacitor | |
| KR100543201B1 (en) | Capacitor Manufacturing Method of Semiconductor Memory Device | |
| KR100332424B1 (en) | Method for etch of polysilicon film | |
| KR100333644B1 (en) | A method for forming storage node in semiconductor device using selective hemi-spherical silicon grain | |
| KR100848247B1 (en) | Method for eliminating particles on oxide layer of semiconductor device | |
| US20020144972A1 (en) | Method for forming rough surface | |
| JPH10116815A (en) | Method for forming contact hole on semiconductor device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| FPAY | Fee payment |
Year of fee payment: 8 |
|
| FPAY | Fee payment |
Year of fee payment: 12 |