USRE27972E - Protective circuit for insulated gate metal oxide semiconductor field- effect device - Google Patents

Protective circuit for insulated gate metal oxide semiconductor field- effect device Download PDF

Info

Publication number
USRE27972E
USRE27972E US27972DE USRE27972E US RE27972 E USRE27972 E US RE27972E US 27972D E US27972D E US 27972DE US RE27972 E USRE27972 E US RE27972E
Authority
US
United States
Prior art keywords
electrode
gate
gate electrode
voltage
source
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Application granted granted Critical
Publication of USRE27972E publication Critical patent/USRE27972E/en
Expired legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/0203—Particular design considerations for integrated circuits
    • H01L27/0248—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection
    • H01L27/0251—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/0203—Particular design considerations for integrated circuits
    • H01L27/0248—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection
    • H01L27/0251—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices
    • H01L27/0266—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices using field effect transistors as protective elements
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
    • H03F1/52—Circuit arrangements for protecting such amplifiers
    • H03F1/523—Circuit arrangements for protecting such amplifiers for amplifiers using field-effect devices
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
    • H03K17/08—Modifications for protecting switching circuit against overcurrent or overvoltage
    • H03K17/081—Modifications for protecting switching circuit against overcurrent or overvoltage without feedback from the output circuit to the control circuit
    • H03K17/0812—Modifications for protecting switching circuit against overcurrent or overvoltage without feedback from the output circuit to the control circuit by measures taken in the control circuit
    • H03K17/08122—Modifications for protecting switching circuit against overcurrent or overvoltage without feedback from the output circuit to the control circuit by measures taken in the control circuit in field-effect transistor switches
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/122—Polycrystalline
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/163—Thick-thin oxides

Definitions

  • ABSTRACT OF THE DISCLOSURE A protective device connected to a line for "limiting the voltage on the line to a safe operating range, which protective device comprises a field efi'ect transistor one output terminal of which is connected to a reference potential and the gate and the other output terminal of which are connected to the line.
  • the present invention relates in general to semiconductor devices and circuits, and more particularly to a protective device for obviating breakdown or rupture of the gate oxide of an insulated gate metal oxide semiconductor field-effect transistor.
  • MOST Metal Oxide Semiconductor Transistor
  • an object of the present invention is to provide a protective device and circuit to eliminate the breakdown or rupture of the gate oxide of 21 MOST.
  • Another object of the present invention is to provide a protective device that can be activated to obviate permanent breakdown or rupture of the gate oxide of a MOST.
  • Another object of the present invention is to provide a device and circuit which protect the gate oxide of a MOST from rupturing or breaking down when the gate oxide is subjected to a relatively high voltage or potential charge.
  • FIG. 1 is a schematic diagram illustrating a MOST and a protective circuit with a MOST employed as a protective device.
  • FIG. 2 is a schematic diagram illustrating a MOST and a modified protective circuit with a MOST employed as a protective device.
  • FIG. 3 is a cross-sectional view of the MOST.
  • FIG. 4 is a cross-sectional view of 3 MOST employed as a protective device in FIG. 1.
  • FIG. 5 is a cross-sectional view of a MOST employed as a protective device in FIG. 2.
  • a conventional MOST 10 which comprises a drain electrode d, a source electrode 10s and a gate electrode 10g.
  • an input signal is fed over an input conductor 13 to the gate electrode 10g of the MOST 10.
  • the gate electrode 10g is formed of aluminum and is disposed over an amorphous quartz (silicon oxide or dioxide) insulating layer 14.
  • the turn-on voltage (V for MOST 10 is proportional to the thickness of the insulating layer 14. This is the voltage applied between gate electrode 10g and source electrode 10s) which is required to invert the conductivity type of the silicon surface immediately below insulating layer 14 so that conduction by majority carriers between the drain electrode 10d and the source electrode will occur.
  • the field produced by the turn-on voltage is inversely proportional to the thickness of oxide layer 14. As the thickness of layer 14 increases, the required V and the rupture voltage of the layer 14 also increase. Hence, there is an optimum thickness for oxide layer 14.
  • FIG. 1 shows a MOST 10 whose source-drain circuit is connected in series with the source-drain circuit of another MOST 10. Connected to the drain electrode 10d of MOST 10' is a negative supply source V The source electrode 10s of MOST is connected to ground.
  • a protective MOST 20 has its source-drain circuit connected in series with the gate electrode 10g of MOST 10.
  • a similar protective MOST 20' has its source-drain circuit connected in series with the gate electrode 10g of MOST 10'. Since MOSTS 20 and 20' are similar in structure and operation, only MOST 20 will be described in detail.
  • Connected from gate electrode 10g to ground is a feed-through capacitor 21, which serves to optimize the gain of the field-effect device 10. Toward this end, the feed-through capacitor 21 has a smaller capacitance to MOST 10.
  • FIG. 4 shows a cross-sectional view of MOST 20.
  • the drain electrode 20d of MOST 20 is connected to the gate electrode 10g of MOST 10.
  • the source electrode 20s of MOST 20 is connected to a ground connection 22 through a diode 23, which is the P-N source to substrate diode of MOST 20.
  • An input signal is impressed on source electrode 20s via a conductor 24.
  • the gate electrode 20g is connected to a source of supply potential V or a source of clock synchronizing pulses V (not shown).
  • a diode 25 interconnects the gate electrode 20g to ground connection 22.
  • the diode 25 may be formed in the same semiconductor chip or body as is MOST 20; one electrode of the device may be a P-region in the chip which is used for distribution of the supply voltage V From the foregoing, it will be evident that since MOST 20 has its source-to-drain circuit connected in series with the gate electrode 10g of MOST 10, direct contact between the source of input signal (not shown) and the gate electrode 10g is obviated.
  • MOST 20 Since MOST 20 has a measurable source-to-drain resistance when conducting. it forms a resistance capcitance circuit with capacitor 21 and the gate capacitance of MOST 10 for integrating input signals appleid to gate electrode 10g of MOST 10 for reducing input transients.
  • V MOST 20 If clock pulses are applied to gate electrode 20g in lieu of the fixed bias source V MOST 20 will conduct intermittently. MOST can thereby be isolated from the input signal except during the sample time or clock time.
  • FIGS. 2 and 5 illustrate the circuit for and the crosssection of a protective MOST 40, which comprises a drain electrode 40d, a source electrode 40s, and a gate electrode 40g.
  • a protective MOST 40 Connected between an input terminal 42 and the gate electrode 10g of a protected MOST l0 and the commonlyconnected source and drain of MOST 40 is a dropping resistor 41 and an input conductor 42.
  • the gate electrode 40g and the drain electrode 40d of the field-effect device 40 are connected over a common conductor to the gate electrode 10g of the field-efiect device 10.
  • the source electrode 40s is connected to a ground connection 22.
  • the protective MOST 40 for the protected MOST 10' is structurally similar and operates in the same manner as MOST 40. Hence, only MOST 40 will be described in detail.
  • the gate electrode 40g and the drain electrode 40d of MOST 40 are tied together and are connected to the junction of resistor 41 and the gate electrode 10g of the MOST 10.
  • the metal oxide insulating layer 50 under the gate electrode 40g has a greater thickness than conventional MOSTs so as to increase the threshold or turn-on voltage of the field-effect device 40.
  • MOST 40 will not conduct as long as the input signal voltage applied to the input conductor 42 is substantially less than the breakdown or rupture voltage of the gate oxide or gate insulation 14 of MOST 10. Hence, MOST 40 will not substantially influence the operation of MOST 10 under the foregoing conditions.
  • MOST 40 will have applied thereto a turn-on voltage or threshold voltage which will cause MOST 40 to conduct from source-to-drain. This provides a low impedance path between the gate electrode 10g of MOST 10 and ground. This limits the potential between gate electrode 10g and source electrode 10s of MOST to a magnitude insuflicient to cause a breakdown or rupture of the gate insulation 14.
  • MOST 40 will be restored to its non-conductive or initial state.
  • a first semiconductor field-elfect de vice having a gate electrode, an adjacent gate insluator, and two further electrodes comprising a source electrode and a drain electrode, a second semiconductor field-etfect device similar to said first device, the source-to-drain circuit of said second device being connected in series with said gate electrode of said first device, means for impressing an input signal on one of the further electrodes of said second device for transmission to said gate electrode of said first device, and means connected to said second device for rendering said second device nonconductive so as to reduce the magnitude of said input signal when said input signal exceeds a predetermined value so as to protect said first device against breakdown of its gate insulator.
  • a first semiconductor field-effect device having a gate electrode, an adjacent gate insulator, and two further electrodes comprising a source electrode and a drain electrode
  • a second semiconductor field-effect device similar to said first device the source-todrain circuit of said second device being connected in series with said gate electrode of said first device, with said drain electrode of said second device being connected to said gate electrode of said first device, means for impressing an input signal on the source electrode of said second device for transmission to said gate electrode of said first device and means connected to said second device for causing said second device to reduce the magnitude of said input signal when said input signal exceeds a predetermined value so as to protect said first device against breakdown of its gate insulator.
  • a first semiconductor field-efiect device having a gate electrode, an adjacent gate insulator, and two further electrodes comprising a source electrode and a drain electrode
  • a second semiconductor field-effect device comprising a source electrode, a drain electrode, and a gate electrode, said drain electrode of said second device being connected to said gate electrode of said first device
  • means for impressing a supply potential on said gate electrode of said second device means for impressing an input signal on the source electrode of said second device for transmission to said first device, and means for causing said second device to conduct in response to said input signal and to become non-conductive if said input signal approaches a value tending to break down the gate insulator of said first device.
  • a first semiconductor field-effect device having a gate electrode, an adjacent gate insulator, and two further electrodes comprising a source electrode and a drain electrode
  • a second semiconductor field-effect device having a source electrode, a drain electrode, and a gate electrode, said drain electrode of said second device being connected to said gate electrode of said first device, means for impressing a clock synchronizing pulse signal on said gate electrode of said second device for controlling the conduction of said second device, and means for impressing an input signal on the source electrode of said second device for transmission to said gate electrode.
  • a first semiconductor field-effect device having a gate electrode, an adjacent gate insulator, and two further electrodes comprising a source electrode and a drain electrode
  • a second semiconductor field-effect device having a source electrode, a drain electrode, and a gate electrode, said drain electrode of said second device being connected to said gate electrode of said first device, means for impressing a supply potential on said gate electrode of said second device, means for impressing an input signal on the source electrode of said second device for transmission to said first device, whereby said second device will conduct in response to said input signal, so that said input signal will be fed to the gate electrode of said first device without change when said input signal is of a value less than the supply voltage applied to the gate electrode of said second device less the gate threshold voltage of said second device, and when said input signal exceeds the value of the supply voltage applied to the gate electrode of said second device less the gate threshold voltage of said second device, said second device will be rendered nonconductive so that the voltage of said input signal in excess of said value will be dissipated across the source-to-
  • a first semiconductor field-efi'ect device having a gate electrode, an adjacent gate insulator, and two further electrodes comprising a source electrode and a drain electrode
  • a second semiconductor field-effect device having a source electrode, a drain electrode, and a gate electrode, said drain electrode of said second device being connected to said gate electrode of said first device, means for impressing a clock synchronizing pulse signal on said gate electrode of said second device for controlling the conduction thereof, and means for impressing an input signal on the source electrode of said second device for transmission to said gate electrode of said first device, said second device being arranged to conduct in response to said clock pulse synchronizing signal being on and in response to the input signal applied to the source electrode thereof, said second device while conducting couples said input signal to the gate electrode of said first device and transmits the input signal to the gate electrode of said first device at a reduced magnitude when said input signal exceeds a predetermined value to protect said first device against breakdown of its gate insulator.
  • a first semiconductor field-elfect device having a gate electrode, an adjacent gate insulator, and two further electrodes comprising a source of electrode and a drain electrode
  • a second semiconductor fieldeffect device having a source electrode, a drain electrode, and a gate electrode, said drain electrode of said second device being connected to said gate electrode of said first device, means for impressing a potential on said gate electrode of said second device, means for impressing an input signal on the source electrode of said second device whereby for transmission to said first device, said second device will conduct in response to said input signal so that the conduction of said second device will cause an input signal of reduced magnitude to be fed to the gate electrode of said first device when said input signal exceeds a predetermined value to protect said first device against breakdown of its gate insulator, a protective device connected to said source electrode of said second device, and a potential connection connected to said protective device, said protective device being arranged to conduct in response to said input signal being relatively high to connect said potential connection electrically to said source electrode of said second device to protect said second device against breakdown
  • a first semiconductor field-effect device having a gate electrode, an adjacent gate insulator, and two further electrodes comprising a source electrode and a drain electrode
  • a second semiconductor field-effect device having a source electrode, a drain electrode, and a gate electrode, said drain electrode of said second device being connected to said gate electrode of said first device, means for impressing a supply potential on said gate electrode of said second device, means for impressing an input signal on the source electrode of said second device whereby for transmission to said first device, said second device will conduct in response to the input signal so that the conduction of said second device will allow said input signal to be fed to the gate electrode of said first device without attenuation when the input signal is of a value less than the supply voltage applied to the gate electrode of said second device less the gate threshold voltage, and when said input signal exceeds the value of the supply voltage applied to the gate electrode of said second device less the gate threshold voltage of said second device, said second device will be rendered nonconductive so that the excess voltage of the input signal will be dissipated across the source
  • a first semiconductor field-effect device having a gate electrode, an adjacent gate insulator, and two further electrodes comprising a source electrode and a drain electrode, an input conductor connected to said gate electrode
  • a second field-ellect device having a gate electrode, a drain electrode, and a source electrode, said gate electrode and said drain electrode of said second device being connected to the gate electrode of said first device, a fixed potential point being connected to said source electrode of said second device
  • said second fieldeffect device will conduct when a predetermined voltage is supplied to said input conductor, the magnitude of said predetermined voltage being less than the magnitude of the breakdown voltage of said gate insulator of said first device, such that second field-effect device will be nonconductive in response to a potential impressed on said input conductor of a magnitude less than said predetermined voltage and will be conductive in response to a potential impressed on said input conductor of a magnitude greater than said predetermined voltage to electrically connect said potential connection to said gate electrode of said first device so as to clamp said gate electrode of said first device below the breakdown potential of
  • a first semiconductor field-effect device having a gate electrode, an adjacent gate insulator, and two further electrodes comprising a source electrode and a drain electrode, an input conductor connected to said gate electrode
  • a second field-effect device having a gate electrode, a drain electrode, and a source electrode, said gate electrode and said drain electrode of said second device being connected to the gate electrode of said first device, said second device having a gate insulator adjacent its gate electrode, a potential connection connected to said source electrode of said second device, said second device being constructed to conduct when a predetermined voltage is supplied to said input conductor, the magnitude of said predetermined voltage of said second device being less than the magnitude of the breakdown voltage of said gate insulator of said first device, said second device being non-conductive in response to potential impressed on said input conductor of a magnitude less than said breakdown voltage of said gate insulator of said first device to isolate said potential connection from said gate electrode of said first device and being conductive in response to a potential impressed on said input conductor of a magnitude approaching the gate insulator breakdown
  • a first semiconductor field-effect device having a gate electrode, an adjacent gate insulator, and two further electrodes comprising a source electrode and a drain electrode
  • a second semiconductor field-etfect device having a source electrode, a drain electrode, and a gate electrode, said drain electrode of said second device being connected to said gate electrode of said first device, means for impressing a clock synchronizing pulse signal on said gate electrode of said second device for controlling the conduction thereof, and means for impressing an input signal on the source electrode of said second device for transmission to said first device, said second device being arranged to conduct in response to said clock pulse synchronizing signal being on and the input signal applied to the source electrode thereof, whereby the conduction of said second device will allow said input signal to be fed to the gate electrode of said first device without attenuation when the input signal is of a value less than the on voltage of the clock synchronizing pulse signal applied to the gate electrode of said second device less the gate threshold voltage of said second device, and when the input signal exceed the value of the on voltage of the clock
  • Circuit voltage protection means for limiting the voltage of a circuit to within a permitted voltage range, said protection means comprising:
  • a first field effect transistor having a substrate, a first electrode, a second electrode, and a control element, said second electrode and said control element each being connected to said circuit being protected, and
  • first means providing a voltage to said first electrode
  • first semiconductor means for limiting the voltage on a first line to an operating range safe for microelectronic components connected to said line
  • said semiconductor means comprising a control electrode and a second electrode connected to said line, and a third electrode connected to a second line having a first voltage level within said operating range, said second electrode having a junction associated therewith for limiting the voltage on said first line to a second voltage level, said operating range being within the said first and second voltage levels.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)

Abstract

A PROTECTIVE DEVICE CONNECTED TO A LINE FOR LIMITING THE VOLTAGE ON THE LINE TO A SAFE OPERATING RANGE, WHICH PROTECTIVE DEVICE COMPRISES A FIELD EFFECT TRANSISTOR ONE OUTPUT TERMINAL OF WHICH IS CONNECTED TO A REFERENCE POTENTIAL AND THE GATE AND THE OTHER OUTPUT TERMINAL OF WHICH ARE CONNECTED TO THE LINE.

Description

April 16, 1974 R BORROR ETAL Re. 27, 972
PROTECTIVE CIRCUIT FOR INSULATED GATE METAL OXIDE SEMICONDUCTOR FIELD-EFFECT DEVTCB Original Filed 001.. a, 1965 FIG.| F|G.2 T
INVENTOR. DONALD E. FARINA DANIEL R. BORROR ATTORNEY United States Patent 27,972 PROTECTIVE CIRCUIT FOR INSULATED GATE METAL OXIDE SEMICONDUCTOR FIELD- EFFECT DEVICE Daniel R. Borror, Cupertino, and Donald E. Farina, Los
Altos, Califl, assignors to General Instrument Corporation, Newark. NJ. Original No. 3,395,290, dated July 30, 1968, Ser. No. 494,134, Oct. 8, 1965. Application for reissue Oct. 21, 1969, Ser. No. 871,485
Int. Cl. H02h 7/22 US. Cl. 317-16 13 Claims Matter enclosed in heavy brackets appears in the original patent but forms no part of this reissue specification; matter printed in italics indicates the additions made by reissue.
ABSTRACT OF THE DISCLOSURE A protective device connected to a line for "limiting the voltage on the line to a safe operating range, which protective device comprises a field efi'ect transistor one output terminal of which is connected to a reference potential and the gate and the other output terminal of which are connected to the line.
The present invention relates in general to semiconductor devices and circuits, and more particularly to a protective device for obviating breakdown or rupture of the gate oxide of an insulated gate metal oxide semiconductor field-effect transistor.
It has been discovered that a relatively high voltage or potential charge impressed across or applied to the gate electrode of an insulated gate field effect Metal Oxide Semiconductor Transistor (MOST) may cause the rupture or breakdown of the gate oxide thereof.
Accordingly, an object of the present invention is to provide a protective device and circuit to eliminate the breakdown or rupture of the gate oxide of 21 MOST.
Another object of the present invention is to provide a protective device that can be activated to obviate permanent breakdown or rupture of the gate oxide of a MOST.
Another object of the present invention is to provide a device and circuit which protect the gate oxide of a MOST from rupturing or breaking down when the gate oxide is subjected to a relatively high voltage or potential charge.
Other and further objects and advantages of the present invention will be apparent to one skilled in the art from the following description taken in conjunction with the accompanying drawings.
FIG. 1 is a schematic diagram illustrating a MOST and a protective circuit with a MOST employed as a protective device.
FIG. 2 is a schematic diagram illustrating a MOST and a modified protective circuit with a MOST employed as a protective device.
FIG. 3 is a cross-sectional view of the MOST.
FIG. 4 is a cross-sectional view of 3 MOST employed as a protective device in FIG. 1.
FIG. 5 is a cross-sectional view of a MOST employed as a protective device in FIG. 2.
Illustrated in FIG. 3 is a conventional MOST 10, which comprises a drain electrode d, a source electrode 10s and a gate electrode 10g. Conventionally, an input signal is fed over an input conductor 13 to the gate electrode 10g of the MOST 10.
The gate electrode 10g is formed of aluminum and is disposed over an amorphous quartz (silicon oxide or dioxide) insulating layer 14.
It has been discovered that a relatively high voltage or potential charge impressed across or applied to the "ice gate electrode 10g will cause a rupture of the portion of the insulating layer 14 contiguous with the gate electrode 10g, thereby resulting in a breakdown of the MOST 10. Electrostatic charges of suificient magnitude to rupture the silicon oxide or dioxide layer 14 can easily be built up due to the high input impedance of MOST 10.
The turn-on voltage (V for MOST 10 is proportional to the thickness of the insulating layer 14. This is the voltage applied between gate electrode 10g and source electrode 10s) which is required to invert the conductivity type of the silicon surface immediately below insulating layer 14 so that conduction by majority carriers between the drain electrode 10d and the source electrode will occur. The field produced by the turn-on voltage is inversely proportional to the thickness of oxide layer 14. As the thickness of layer 14 increases, the required V and the rupture voltage of the layer 14 also increase. Hence, there is an optimum thickness for oxide layer 14.
FIG. 1 shows a MOST 10 whose source-drain circuit is connected in series with the source-drain circuit of another MOST 10. Connected to the drain electrode 10d of MOST 10' is a negative supply source V The source electrode 10s of MOST is connected to ground.
A protective MOST 20 has its source-drain circuit connected in series with the gate electrode 10g of MOST 10. A similar protective MOST 20' has its source-drain circuit connected in series with the gate electrode 10g of MOST 10'. Since MOSTS 20 and 20' are similar in structure and operation, only MOST 20 will be described in detail. Connected from gate electrode 10g to ground is a feed-through capacitor 21, which serves to optimize the gain of the field-effect device 10. Toward this end, the feed-through capacitor 21 has a smaller capacitance to MOST 10.
FIG. 4 shows a cross-sectional view of MOST 20. In FIG. 3 the drain electrode 20d of MOST 20 is connected to the gate electrode 10g of MOST 10. The source electrode 20s of MOST 20 is connected to a ground connection 22 through a diode 23, which is the P-N source to substrate diode of MOST 20. An input signal is impressed on source electrode 20s via a conductor 24. The gate electrode 20g is connected to a source of supply potential V or a source of clock synchronizing pulses V (not shown). A diode 25 interconnects the gate electrode 20g to ground connection 22. The diode 25 may be formed in the same semiconductor chip or body as is MOST 20; one electrode of the device may be a P-region in the chip which is used for distribution of the supply voltage V From the foregoing, it will be evident that since MOST 20 has its source-to-drain circuit connected in series with the gate electrode 10g of MOST 10, direct contact between the source of input signal (not shown) and the gate electrode 10g is obviated.
When a negative input signal is applied to input terminal 24, the voltage at drain 20d will follow the input voltage since the negative bias on electrode 20g will render MOST 20 conductive from source to drain. If the input voltage reaches the value V -V where V is the gate-to-source threshold voltage of MOST 20, MOST 20 will become nonconductive from source to drain so that if the input voltage rises above V -V the excess voltage will be dissipated across the source to drain path of MOST 20. Hence, the gate oxide of MOST 10 will be protected against excess input voltage. The voltage fed to the gate electrode 10g will always be less than the supply potential V regardless of the magnitude of the input signal fed to input terminal 24.
Since MOST 20 has a measurable source-to-drain resistance when conducting. it forms a resistance capcitance circuit with capacitor 21 and the gate capacitance of MOST 10 for integrating input signals appleid to gate electrode 10g of MOST 10 for reducing input transients.
If clock pulses are applied to gate electrode 20g in lieu of the fixed bias source V MOST 20 will conduct intermittently. MOST can thereby be isolated from the input signal except during the sample time or clock time.
The diode 23, which is formed in the semiconductor body 30 of the field-effect device 20, also functions as a secondary protective device. Negative input potentials which are below the breakdown or reach-through voltage thereof, will not cause diode 23 to condut so that a high impedance will exist between the anode and cathode thereof. Input potentials which are equal to or greater than the breakdown or reach-through voltage thereof will cause the diode 23 to conduct, creating a low impedance path between the anode and cathode of the diode 23 so that the source electrode s will be clamped to near ground potential. This action prevents the gate oxide 33 of the field-effect device 20 from rupturing. Diode 23 should thus be constructed to break down in response to an input signal which is somewhat less than that required to rupture the gate oxide 33 of MOST 20.
FIGS. 2 and 5 illustrate the circuit for and the crosssection of a protective MOST 40, which comprises a drain electrode 40d, a source electrode 40s, and a gate electrode 40g. Connected between an input terminal 42 and the gate electrode 10g of a protected MOST l0 and the commonlyconnected source and drain of MOST 40 is a dropping resistor 41 and an input conductor 42. The gate electrode 40g and the drain electrode 40d of the field-effect device 40 are connected over a common conductor to the gate electrode 10g of the field-efiect device 10. The source electrode 40s is connected to a ground connection 22. The protective MOST 40 for the protected MOST 10' is structurally similar and operates in the same manner as MOST 40. Hence, only MOST 40 will be described in detail.
The gate electrode 40g and the drain electrode 40d of MOST 40 are tied together and are connected to the junction of resistor 41 and the gate electrode 10g of the MOST 10.
According to the present invention, the metal oxide insulating layer 50 under the gate electrode 40g has a greater thickness than conventional MOSTs so as to increase the threshold or turn-on voltage of the field-effect device 40.
In operation MOST 40 will not conduct as long as the input signal voltage applied to the input conductor 42 is substantially less than the breakdown or rupture voltage of the gate oxide or gate insulation 14 of MOST 10. Hence, MOST 40 will not substantially influence the operation of MOST 10 under the foregoing conditions.
If the voltage applied to the input conductor 42 tends to increase to a magnitude that is equal to or in excess of the breakdown voltage of the gate insulation 14, MOST 40 will have applied thereto a turn-on voltage or threshold voltage which will cause MOST 40 to conduct from source-to-drain. This provides a low impedance path between the gate electrode 10g of MOST 10 and ground. This limits the potential between gate electrode 10g and source electrode 10s of MOST to a magnitude insuflicient to cause a breakdown or rupture of the gate insulation 14. When the voltage applied to input terminal 42 is reduced substantially below the breakdown or rupture voltage of the gate insulation 14, MOST 40 will be restored to its non-conductive or initial state.
It is to be understood that modifications and variations of the embodiments of the invention disclosed herein may be restorted to without departing from the spirit of the invention and the scope of the appended claims.
Having thus described our invention, what we claim as new and desire to protect by Letters Patent is:
1. In combination: a first semiconductor field-elfect de vice having a gate electrode, an adjacent gate insluator, and two further electrodes comprising a source electrode and a drain electrode, a second semiconductor field-etfect device similar to said first device, the source-to-drain circuit of said second device being connected in series with said gate electrode of said first device, means for impressing an input signal on one of the further electrodes of said second device for transmission to said gate electrode of said first device, and means connected to said second device for rendering said second device nonconductive so as to reduce the magnitude of said input signal when said input signal exceeds a predetermined value so as to protect said first device against breakdown of its gate insulator.
2. In combination: a first semiconductor field-effect device having a gate electrode, an adjacent gate insulator, and two further electrodes comprising a source electrode and a drain electrode, a second semiconductor field-effect device similar to said first device, the source-todrain circuit of said second device being connected in series with said gate electrode of said first device, with said drain electrode of said second device being connected to said gate electrode of said first device, means for impressing an input signal on the source electrode of said second device for transmission to said gate electrode of said first device and means connected to said second device for causing said second device to reduce the magnitude of said input signal when said input signal exceeds a predetermined value so as to protect said first device against breakdown of its gate insulator.
3. In combination: a first semiconductor field-efiect device having a gate electrode, an adjacent gate insulator, and two further electrodes comprising a source electrode and a drain electrode, a second semiconductor field-effect device comprising a source electrode, a drain electrode, and a gate electrode, said drain electrode of said second device being connected to said gate electrode of said first device, means for impressing a supply potential on said gate electrode of said second device, means for impressing an input signal on the source electrode of said second device for transmission to said first device, and means for causing said second device to conduct in response to said input signal and to become non-conductive if said input signal approaches a value tending to break down the gate insulator of said first device.
4. In combination: a first semiconductor field-effect device having a gate electrode, an adjacent gate insulator, and two further electrodes comprising a source electrode and a drain electrode, a second semiconductor field-effect device having a source electrode, a drain electrode, and a gate electrode, said drain electrode of said second device being connected to said gate electrode of said first device, means for impressing a clock synchronizing pulse signal on said gate electrode of said second device for controlling the conduction of said second device, and means for impressing an input signal on the source electrode of said second device for transmission to said gate electrode.
5. In combination: a first semiconductor field-effect device having a gate electrode, an adjacent gate insulator, and two further electrodes comprising a source electrode and a drain electrode, a second semiconductor field-effect device having a source electrode, a drain electrode, and a gate electrode, said drain electrode of said second device being connected to said gate electrode of said first device, means for impressing a supply potential on said gate electrode of said second device, means for impressing an input signal on the source electrode of said second device for transmission to said first device, whereby said second device will conduct in response to said input signal, so that said input signal will be fed to the gate electrode of said first device without change when said input signal is of a value less than the supply voltage applied to the gate electrode of said second device less the gate threshold voltage of said second device, and when said input signal exceeds the value of the supply voltage applied to the gate electrode of said second device less the gate threshold voltage of said second device, said second device will be rendered nonconductive so that the voltage of said input signal in excess of said value will be dissipated across the source-to-drain circuit of said second device for protecting said first device against breakdown of its gate insula- I01.
6. In combination: a first semiconductor field-efi'ect device having a gate electrode, an adjacent gate insulator, and two further electrodes comprising a source electrode and a drain electrode, a second semiconductor field-effect device having a source electrode, a drain electrode, and a gate electrode, said drain electrode of said second device being connected to said gate electrode of said first device, means for impressing a clock synchronizing pulse signal on said gate electrode of said second device for controlling the conduction thereof, and means for impressing an input signal on the source electrode of said second device for transmission to said gate electrode of said first device, said second device being arranged to conduct in response to said clock pulse synchronizing signal being on and in response to the input signal applied to the source electrode thereof, said second device while conducting couples said input signal to the gate electrode of said first device and transmits the input signal to the gate electrode of said first device at a reduced magnitude when said input signal exceeds a predetermined value to protect said first device against breakdown of its gate insulator.
7. In combination: a first semiconductor field-elfect device having a gate electrode, an adjacent gate insulator, and two further electrodes comprising a source of electrode and a drain electrode, a second semiconductor fieldeffect device having a source electrode, a drain electrode, and a gate electrode, said drain electrode of said second device being connected to said gate electrode of said first device, means for impressing a potential on said gate electrode of said second device, means for impressing an input signal on the source electrode of said second device whereby for transmission to said first device, said second device will conduct in response to said input signal so that the conduction of said second device will cause an input signal of reduced magnitude to be fed to the gate electrode of said first device when said input signal exceeds a predetermined value to protect said first device against breakdown of its gate insulator, a protective device connected to said source electrode of said second device, and a potential connection connected to said protective device, said protective device being arranged to conduct in response to said input signal being relatively high to connect said potential connection electrically to said source electrode of said second device to protect said second device against breakdown of its gate insulator.
8. In combination: a first semiconductor field-effect device having a gate electrode, an adjacent gate insulator, and two further electrodes comprising a source electrode and a drain electrode, a second semiconductor field-effect device having a source electrode, a drain electrode, and a gate electrode, said drain electrode of said second device being connected to said gate electrode of said first device, means for impressing a supply potential on said gate electrode of said second device, means for impressing an input signal on the source electrode of said second device whereby for transmission to said first device, said second device will conduct in response to the input signal so that the conduction of said second device will allow said input signal to be fed to the gate electrode of said first device without attenuation when the input signal is of a value less than the supply voltage applied to the gate electrode of said second device less the gate threshold voltage, and when said input signal exceeds the value of the supply voltage applied to the gate electrode of said second device less the gate threshold voltage of said second device, said second device will be rendered nonconductive so that the excess voltage of the input signal will be dissipated across the source-to-drain circuit of said second device for protecting said first device against breakdown of its gate insulator, a semiconductor protective device connected to said source electrode of said second device, and a potential connection connected to said protective device, said protective device being arranged to conduct in response to said input signal being relatively high so as to connect said potential connection electrically to said source electrode of said second device to protect said second device against breakdown of its gate insulator.
9. In combination: a first semiconductor field-effect device having a gate electrode, an adjacent gate insulator, and two further electrodes comprising a source electrode and a drain electrode, an input conductor connected to said gate electrode, a second field-ellect device having a gate electrode, a drain electrode, and a source electrode, said gate electrode and said drain electrode of said second device being connected to the gate electrode of said first device, a fixed potential point being connected to said source electrode of said second device, said second fieldeffect device will conduct when a predetermined voltage is supplied to said input conductor, the magnitude of said predetermined voltage being less than the magnitude of the breakdown voltage of said gate insulator of said first device, such that second field-effect device will be nonconductive in response to a potential impressed on said input conductor of a magnitude less than said predetermined voltage and will be conductive in response to a potential impressed on said input conductor of a magnitude greater than said predetermined voltage to electrically connect said potential connection to said gate electrode of said first device so as to clamp said gate electrode of said first device below the breakdown potential of said gate insulator of said first device to protect said first device against breakdown of its gate insulator.
10. In combination: a first semiconductor field-effect device having a gate electrode, an adjacent gate insulator, and two further electrodes comprising a source electrode and a drain electrode, an input conductor connected to said gate electrode, a second field-effect device having a gate electrode, a drain electrode, and a source electrode, said gate electrode and said drain electrode of said second device being connected to the gate electrode of said first device, said second device having a gate insulator adjacent its gate electrode, a potential connection connected to said source electrode of said second device, said second device being constructed to conduct when a predetermined voltage is supplied to said input conductor, the magnitude of said predetermined voltage of said second device being less than the magnitude of the breakdown voltage of said gate insulator of said first device, said second device being non-conductive in response to potential impressed on said input conductor of a magnitude less than said breakdown voltage of said gate insulator of said first device to isolate said potential connection from said gate electrode of said first device and being conductive in response to a potential impressed on said input conductor of a magnitude approaching the gate insulator breakdown voltage of said first device to electrically connect said potential connection to said gate electrode of said first device to clamp said gate electrode of said first device below the breakdown potential of said gate insulator of said first device to protect said first device against breakdown of its gate insulator.
11. In combination: a first semiconductor field-effect device having a gate electrode, an adjacent gate insulator, and two further electrodes comprising a source electrode and a drain electrode, a second semiconductor field-etfect device having a source electrode, a drain electrode, and a gate electrode, said drain electrode of said second device being connected to said gate electrode of said first device, means for impressing a clock synchronizing pulse signal on said gate electrode of said second device for controlling the conduction thereof, and means for impressing an input signal on the source electrode of said second device for transmission to said first device, said second device being arranged to conduct in response to said clock pulse synchronizing signal being on and the input signal applied to the source electrode thereof, whereby the conduction of said second device will allow said input signal to be fed to the gate electrode of said first device without attenuation when the input signal is of a value less than the on voltage of the clock synchronizing pulse signal applied to the gate electrode of said second device less the gate threshold voltage of said second device, and when the input signal exceed the value of the on voltage of the clock synchronizing pulse signal applied to the gate electrode of said second device less the gate threshold voltage of the second device, the voltage of the input signal in excess of said value will be dissipated across the source to drain electrode circuit of said second device.
12. Circuit voltage protection means for limiting the voltage of a circuit to within a permitted voltage range, said protection means comprising:
a first field effect transistor having a substrate, a first electrode, a second electrode, and a control element, said second electrode and said control element each being connected to said circuit being protected, and
first means providing a voltage to said first electrode,
whereby one extreme of said permitted voltage range is established by the voltage provided by said first means, the forward biased conduction from said second electrode to said substrate establishing the other extreme of said permitted voltage range.
13. The combination comprising first semiconductor means for limiting the voltage on a first line to an operating range safe for microelectronic components connected to said line, said semiconductor means comprising a control electrode and a second electrode connected to said line, and a third electrode connected to a second line having a first voltage level within said operating range, said second electrode having a junction associated therewith for limiting the voltage on said first line to a second voltage level, said operating range being within the said first and second voltage levels.
References Cited The following references, cited by the Examiner, are of record in the patented file of this patent or the original patent.
UNITED STATES PATENTS 3,407,339 10/1968 Booher 31733 JAMES D. TRAMMELL, Primary Examiner U.S. Cl. X.R.
307-203; 3l73l, 33 SC, 52,235 G
US27972D 1965-10-08 1969-10-21 Protective circuit for insulated gate metal oxide semiconductor field- effect device Expired USRE27972E (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US494134A US3395290A (en) 1965-10-08 1965-10-08 Protective circuit for insulated gate metal oxide semiconductor fieldeffect device
US87148569A 1969-10-21 1969-10-21

Publications (1)

Publication Number Publication Date
USRE27972E true USRE27972E (en) 1974-04-16

Family

ID=27051310

Family Applications (2)

Application Number Title Priority Date Filing Date
US494134A Expired - Lifetime US3395290A (en) 1965-10-08 1965-10-08 Protective circuit for insulated gate metal oxide semiconductor fieldeffect device
US27972D Expired USRE27972E (en) 1965-10-08 1969-10-21 Protective circuit for insulated gate metal oxide semiconductor field- effect device

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US494134A Expired - Lifetime US3395290A (en) 1965-10-08 1965-10-08 Protective circuit for insulated gate metal oxide semiconductor fieldeffect device

Country Status (1)

Country Link
US (2) US3395290A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20160322811A1 (en) * 2013-08-08 2016-11-03 Seiko Epson Corporation Input protection circuit, electronic device, electronic apparatus, and moving object

Families Citing this family (42)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3764864A (en) * 1966-03-29 1973-10-09 Matsushita Electronics Corp Insulated-gate field-effect transistor with punch-through effect element
US3469155A (en) * 1966-09-23 1969-09-23 Westinghouse Electric Corp Punch-through means integrated with mos type devices for protection against insulation layer breakdown
US3460671A (en) * 1967-08-02 1969-08-12 Procter & Gamble Package for cylindrical articles or objects
US3508084A (en) * 1967-10-06 1970-04-21 Texas Instruments Inc Enhancement-mode mos circuitry
US4044373A (en) * 1967-11-13 1977-08-23 Hitachi, Ltd. IGFET with gate protection diode and antiparasitic isolation means
US3513365A (en) * 1968-06-24 1970-05-19 Mark W Levi Field-effect integrated circuit and method of fabrication
US3518584A (en) * 1968-07-25 1970-06-30 Bell Telephone Labor Inc Gyrator circuit utilizing a plurality of cascaded pairs of insulated-gate,field effect transistors
US3655996A (en) * 1969-03-13 1972-04-11 Iwatsu Electric Co Ltd Protective circuit for input circuit of junction type field effect transistor
US3582975A (en) * 1969-04-17 1971-06-01 Bell Telephone Labor Inc Gateable coupling circuit
US3673427A (en) * 1970-02-02 1972-06-27 Electronic Arrays Input circuit structure for mos integrated circuits
US3636385A (en) * 1970-02-13 1972-01-18 Ncr Co Protection circuit
US3659118A (en) * 1970-03-27 1972-04-25 Rca Corp Decoder circuit employing switches such as field-effect devices
US3676705A (en) * 1970-05-11 1972-07-11 Rca Corp Logic circuits employing switches such as field-effect devices
US3731161A (en) * 1970-09-05 1973-05-01 Nippon Electric Co Semiconductor integrated circuit
US3749936A (en) * 1971-08-19 1973-07-31 Texas Instruments Inc Fault protected output buffer
US3777216A (en) * 1972-10-02 1973-12-04 Motorola Inc Avalanche injection input protection circuit
DE2531846C2 (en) * 1974-07-16 1989-12-14 Nippon Electric Co., Ltd., Tokyo Protection circuit arrangement for an insulated gate field effect transistor
FR2289051A1 (en) * 1974-10-22 1976-05-21 Ibm SEMICONDUCTOR DEVICES OF THE FIELD-EFFECT TRANSISTOR TYPE AND INSULATED DOOR AND OVERVOLTAGE PROTECTION CIRCUITS
JPS5422862B2 (en) * 1974-11-22 1979-08-09
US3947727A (en) * 1974-12-10 1976-03-30 Rca Corporation Protection circuit for insulated-gate field-effect transistors
JPS51111042A (en) * 1975-03-26 1976-10-01 Hitachi Ltd Gate circuit
DE2539890B2 (en) * 1975-09-08 1978-06-01 Siemens Ag, 1000 Berlin Und 8000 Muenchen Circuit arrangement for protecting the inputs of integrated MOS circuits
JPS5146933Y1 (en) * 1975-11-06 1976-11-12
US4032795A (en) * 1976-04-14 1977-06-28 Solitron Devices, Inc. Input buffer
US4057844A (en) * 1976-06-24 1977-11-08 American Microsystems, Inc. MOS input protection structure
JPS5422781A (en) * 1977-07-22 1979-02-20 Hitachi Ltd Insulator gate protective semiconductor device
JPS5457435U (en) * 1977-09-30 1979-04-20
JPS5715459A (en) * 1980-07-01 1982-01-26 Fujitsu Ltd Semiconductor integrated circuit
JPS5780774A (en) * 1980-11-07 1982-05-20 Hitachi Ltd Semiconductor integrated circuit device
NL8100347A (en) * 1981-01-26 1982-08-16 Philips Nv SEMICONDUCTOR DEVICE WITH A PROTECTION DEVICE.
US4400711A (en) * 1981-03-31 1983-08-23 Rca Corporation Integrated circuit protection device
DE3132257C2 (en) * 1981-08-14 1983-10-20 Siemens AG, 1000 Berlin und 8000 München Overload protection circuit for a field effect transistor
US4605980A (en) * 1984-03-02 1986-08-12 Zilog, Inc. Integrated circuit high voltage protection
US4745450A (en) * 1984-03-02 1988-05-17 Zilog, Inc. Integrated circuit high voltage protection
DE3586268T2 (en) * 1984-05-03 1993-02-25 Digital Equipment Corp INPUT PROTECTIVE ARRANGEMENT FOR VLSI CIRCUIT ARRANGEMENTS.
DE3417474A1 (en) * 1984-05-11 1985-11-14 Robert Bosch Gmbh, 7000 Stuttgart MONOLITHICALLY INTEGRATED PLANAR SEMICONDUCTOR ARRANGEMENT
US4573099A (en) * 1984-06-29 1986-02-25 At&T Bell Laboratories CMOS Circuit overvoltage protection
US4763184A (en) * 1985-04-30 1988-08-09 Waferscale Integration, Inc. Input circuit for protecting against damage caused by electrostatic discharge
US4835653A (en) * 1988-01-19 1989-05-30 Unisys Corporation ESD protection circuit employing channel depletion
DE69432662T2 (en) * 1994-02-03 2004-03-25 Infineon Technologies Ag Protection device for a series-connected MOSFET
US5748028A (en) * 1996-10-31 1998-05-05 International Business Machines Corporation Method and apparatus for multi-level input voltage receiver circuit
EP1727203A1 (en) * 2005-05-24 2006-11-29 STMicroelectronics S.r.l. Monolithically integrated power IGBT device (Insulated Gate Bipolar Transistor)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20160322811A1 (en) * 2013-08-08 2016-11-03 Seiko Epson Corporation Input protection circuit, electronic device, electronic apparatus, and moving object
US10256625B2 (en) * 2013-08-08 2019-04-09 Seiko Epson Corporation Input protection circuit, electronic device, electronic apparatus, and moving object

Also Published As

Publication number Publication date
US3395290A (en) 1968-07-30

Similar Documents

Publication Publication Date Title
USRE27972E (en) Protective circuit for insulated gate metal oxide semiconductor field- effect device
US3403270A (en) Overvoltage protective circuit for insulated gate field effect transistor
US4400711A (en) Integrated circuit protection device
US3787717A (en) Over voltage protection circuit lateral bipolar transistor with gated collector junction
US3407339A (en) Voltage protection device utilizing a field effect transistor
US3947727A (en) Protection circuit for insulated-gate field-effect transistors
US4322767A (en) Bidirectional solid-state protector circuitry using gated diode switches
US2524034A (en) Three-electrode circuit element utilizing semiconductor materials
JP2632720B2 (en) Variable protection threshold integrated circuit with protection against electrostatic discharge
US3819952A (en) Semiconductor device
US4449158A (en) Input protection circuit for MIS transistor
US3636385A (en) Protection circuit
US4609931A (en) Input protection MOS semiconductor device with zener breakdown mechanism
KR0128508B1 (en) Integrated circuit with esd protection of output buffers
JPS6150358A (en) Semiconductor integrated circuit
US4481521A (en) Insulated gate field effect transistor provided with a protective device for a gate insulating film
US4750078A (en) Semiconductor protection circuit having both positive and negative high voltage protection
GB1166568A (en) MOS Type Devices with Protection Against Destructive Breakdown
US5371392A (en) Semiconductor apparatus and horizontal register for solid-state image pickup apparatus with protection circuit
US4323942A (en) Solid-state protector circuitry using gated diode switch
KR830006987A (en) Transistor protection circuit
US4437135A (en) Semiconductor integrated circuit device
JPS54116887A (en) Mos type semiconductor device
US3648129A (en) Insulated gate field effect transistor with integrated safety diode
US3655996A (en) Protective circuit for input circuit of junction type field effect transistor