US9773888B2 - Vertical access devices, semiconductor device structures, and related methods - Google Patents
Vertical access devices, semiconductor device structures, and related methods Download PDFInfo
- Publication number
- US9773888B2 US9773888B2 US14/190,807 US201414190807A US9773888B2 US 9773888 B2 US9773888 B2 US 9773888B2 US 201414190807 A US201414190807 A US 201414190807A US 9773888 B2 US9773888 B2 US 9773888B2
- Authority
- US
- United States
- Prior art keywords
- semiconductive
- isolation
- forming
- pillar
- pillars
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active, expires
Links
- 238000000034 method Methods 0.000 title claims abstract description 90
- 239000004065 semiconductor Substances 0.000 title claims description 58
- 238000002955 isolation Methods 0.000 claims description 218
- 239000003989 dielectric material Substances 0.000 claims description 59
- 125000006850 spacer group Chemical group 0.000 claims description 49
- 239000004020 conductor Substances 0.000 claims description 16
- 239000011800 void material Substances 0.000 claims description 10
- 230000001747 exhibiting effect Effects 0.000 claims description 7
- 230000008569 process Effects 0.000 description 57
- 239000000463 material Substances 0.000 description 51
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 23
- 239000011295 pitch Substances 0.000 description 17
- 230000000670 limiting effect Effects 0.000 description 14
- 230000015572 biosynthetic process Effects 0.000 description 10
- 230000000694 effects Effects 0.000 description 9
- 238000012545 processing Methods 0.000 description 9
- 239000000377 silicon dioxide Substances 0.000 description 9
- 235000012239 silicon dioxide Nutrition 0.000 description 9
- -1 arsenic ions Chemical class 0.000 description 8
- 238000005530 etching Methods 0.000 description 8
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 7
- 238000005137 deposition process Methods 0.000 description 7
- 229910052751 metal Inorganic materials 0.000 description 7
- 239000002184 metal Substances 0.000 description 7
- 229910052710 silicon Inorganic materials 0.000 description 7
- 239000010703 silicon Substances 0.000 description 7
- 239000000758 substrate Substances 0.000 description 7
- 239000002019 doping agent Substances 0.000 description 6
- 150000004767 nitrides Chemical class 0.000 description 6
- 238000004519 manufacturing process Methods 0.000 description 5
- BASFCYQUMIYNBI-UHFFFAOYSA-N platinum Chemical compound [Pt] BASFCYQUMIYNBI-UHFFFAOYSA-N 0.000 description 5
- 229910052581 Si3N4 Inorganic materials 0.000 description 4
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 description 4
- 238000000231 atomic layer deposition Methods 0.000 description 4
- 238000000576 coating method Methods 0.000 description 4
- 230000001808 coupling effect Effects 0.000 description 4
- 238000013461 design Methods 0.000 description 4
- 238000005468 ion implantation Methods 0.000 description 4
- 238000012856 packing Methods 0.000 description 4
- 230000036961 partial effect Effects 0.000 description 4
- 238000005240 physical vapour deposition Methods 0.000 description 4
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 4
- 229920005591 polysilicon Polymers 0.000 description 4
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 4
- 239000002210 silicon-based material Substances 0.000 description 4
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 3
- 229910052796 boron Inorganic materials 0.000 description 3
- 239000005380 borophosphosilicate glass Substances 0.000 description 3
- 239000005388 borosilicate glass Substances 0.000 description 3
- 229910052799 carbon Inorganic materials 0.000 description 3
- 238000005229 chemical vapour deposition Methods 0.000 description 3
- 230000003247 decreasing effect Effects 0.000 description 3
- 229940104869 fluorosilicate Drugs 0.000 description 3
- 239000011521 glass Substances 0.000 description 3
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 description 3
- 239000005360 phosphosilicate glass Substances 0.000 description 3
- 230000002829 reductive effect Effects 0.000 description 3
- 229910052814 silicon oxide Inorganic materials 0.000 description 3
- MZLGASXMSKOWSE-UHFFFAOYSA-N tantalum nitride Chemical compound [Ta]#N MZLGASXMSKOWSE-UHFFFAOYSA-N 0.000 description 3
- 239000010936 titanium Substances 0.000 description 3
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 2
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 2
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 2
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 2
- 238000003491 array Methods 0.000 description 2
- 229910052785 arsenic Inorganic materials 0.000 description 2
- 239000011248 coating agent Substances 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- HTXDPTMKBJXEOW-UHFFFAOYSA-N dioxoiridium Chemical compound O=[Ir]=O HTXDPTMKBJXEOW-UHFFFAOYSA-N 0.000 description 2
- 238000007599 discharging Methods 0.000 description 2
- 238000001312 dry etching Methods 0.000 description 2
- 229910052732 germanium Inorganic materials 0.000 description 2
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 2
- 229910000457 iridium oxide Inorganic materials 0.000 description 2
- 229910044991 metal oxide Inorganic materials 0.000 description 2
- 150000004706 metal oxides Chemical class 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 230000003647 oxidation Effects 0.000 description 2
- 238000007254 oxidation reaction Methods 0.000 description 2
- 238000004806 packaging method and process Methods 0.000 description 2
- 238000000059 patterning Methods 0.000 description 2
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 2
- 229910052697 platinum Inorganic materials 0.000 description 2
- 239000010948 rhodium Substances 0.000 description 2
- 229910001925 ruthenium oxide Inorganic materials 0.000 description 2
- WOCIAKWEIIZHES-UHFFFAOYSA-N ruthenium(iv) oxide Chemical compound O=[Ru]=O WOCIAKWEIIZHES-UHFFFAOYSA-N 0.000 description 2
- 239000000126 substance Substances 0.000 description 2
- 229910052719 titanium Inorganic materials 0.000 description 2
- 230000000007 visual effect Effects 0.000 description 2
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 1
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 1
- 229910002601 GaN Inorganic materials 0.000 description 1
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- JMASRVWKEDWRBT-UHFFFAOYSA-N Gallium nitride Chemical compound [Ga]#N JMASRVWKEDWRBT-UHFFFAOYSA-N 0.000 description 1
- GPXJNWSHGFTCBW-UHFFFAOYSA-N Indium phosphide Chemical compound [In]#P GPXJNWSHGFTCBW-UHFFFAOYSA-N 0.000 description 1
- KJTLSVCANCCWHF-UHFFFAOYSA-N Ruthenium Chemical compound [Ru] KJTLSVCANCCWHF-UHFFFAOYSA-N 0.000 description 1
- 229910045601 alloy Inorganic materials 0.000 description 1
- 239000000956 alloy Substances 0.000 description 1
- UQZIWOQVLUASCR-UHFFFAOYSA-N alumane;titanium Chemical compound [AlH3].[Ti] UQZIWOQVLUASCR-UHFFFAOYSA-N 0.000 description 1
- 229910001439 antimony ion Inorganic materials 0.000 description 1
- IVHJCRXBQPGLOV-UHFFFAOYSA-N azanylidynetungsten Chemical compound [W]#N IVHJCRXBQPGLOV-UHFFFAOYSA-N 0.000 description 1
- 239000003990 capacitor Substances 0.000 description 1
- 230000001413 cellular effect Effects 0.000 description 1
- 150000001875 compounds Chemical class 0.000 description 1
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 1
- 229910052737 gold Inorganic materials 0.000 description 1
- 239000010931 gold Substances 0.000 description 1
- 229910052735 hafnium Inorganic materials 0.000 description 1
- 238000002513 implantation Methods 0.000 description 1
- 238000011065 in-situ storage Methods 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 229910052741 iridium Inorganic materials 0.000 description 1
- GKOZUEZYRPOHIO-UHFFFAOYSA-N iridium atom Chemical compound [Ir] GKOZUEZYRPOHIO-UHFFFAOYSA-N 0.000 description 1
- 230000000873 masking effect Effects 0.000 description 1
- 230000005055 memory storage Effects 0.000 description 1
- 150000001247 metal acetylides Chemical class 0.000 description 1
- 229910001092 metal group alloy Inorganic materials 0.000 description 1
- 239000007769 metal material Substances 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 1
- 230000006855 networking Effects 0.000 description 1
- 229910052759 nickel Inorganic materials 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 230000003071 parasitic effect Effects 0.000 description 1
- 230000005855 radiation Effects 0.000 description 1
- 229910052703 rhodium Inorganic materials 0.000 description 1
- MHOVAHRLVXNVSD-UHFFFAOYSA-N rhodium atom Chemical compound [Rh] MHOVAHRLVXNVSD-UHFFFAOYSA-N 0.000 description 1
- 229910052707 ruthenium Inorganic materials 0.000 description 1
- 238000000926 separation method Methods 0.000 description 1
- 229910021332 silicide Inorganic materials 0.000 description 1
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 1
- 229910010271 silicon carbide Inorganic materials 0.000 description 1
- 238000004528 spin coating Methods 0.000 description 1
- 239000010409 thin film Substances 0.000 description 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 1
- 229910052721 tungsten Inorganic materials 0.000 description 1
- 239000010937 tungsten Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66666—Vertical transistors
-
- H01L27/10823—
-
- H01L27/10876—
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7827—Vertical transistors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/01—Manufacture or treatment
- H10B12/02—Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
- H10B12/05—Making the transistor
- H10B12/053—Making the transistor the transistor being at least partially in a trench in the substrate
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
- H10B12/34—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells the transistor being at least partially in a trench in the substrate
Definitions
- Embodiments of the disclosure relate to the field of semiconductor device design and fabrication. More specifically, embodiments of the present disclosure relate to vertical access devices, to semiconductor device structures, and to methods of forming vertical access devices and semiconductor device structures.
- Integrated circuit designers often desire to increase the level of integration or density of elements within an integrated circuit by reducing the size of the individual elements and by reducing the separation distance between neighboring elements.
- integrated circuit designers often desire to design architectures that are not only compact, but offer performance advantages, as well as simplified designs.
- a relatively common integrated circuit device is a memory device.
- a memory device may include a memory array having a number of memory cells arranged in a grid pattern.
- One type of memory cell is a dynamic random access memory (DRAM).
- DRAM dynamic random access memory
- a DRAM cell includes one access device, such as a transistor, and one memory storage structure, such as a capacitor.
- Modern applications for semiconductor devices can utilize vast numbers of DRAM unit cells, arranged in an array of rows and columns.
- the DRAM cells are electrically accessible through digit lines and word lines arranged along the rows and columns of the array.
- DRAM access devices typically comprise a channel region between a pair of source/drain regions, and a gate configured to electrically connect the source/drain regions to one another through the channel region.
- Access devices that have channel regions that are primarily parallel to a primary surface of a semiconductor substrate are referred to as planar access devices (e.g., planar transistors), and those having channel regions that are generally perpendicular to the primary surface of the substrate are referred to as vertical access devices (e.g., vertical transistors).
- Planar access devices can be distinguished from vertical access devices based upon the direction of current flow as well as on the general orientation of the channel region.
- Double-gate vertical access devices have been developed for next-generation 4 F 2 DRAM cells (i.e., where “F” represents minimum lithographic feature width).
- Such vertical double-gate vertical access devices typically include a single, unitary semiconductor pillar (e.g., fin) vertically protruding from an active surface of the semiconductor substrate or base.
- a conductive material may be deposited over a central portion of the semiconductor pillar and patterned to form a pair of gates, serving as word lines, on opposite sides of the semiconductor pillar.
- difficulties are frequently encountered in producing the vast arrays of double-gate vertical access devices desired for semiconductor DRAM applications while maintaining suitable performance characteristics of the devices.
- the shrinking spacing between two closely arranged word lines leads to undesirable electrical coupling effects for high-speed DRAM applications, and also leads to an increase in pattern noise.
- FIGS. 1A through 1I are partial cross-sectional views illustrating different process stages and structures for a method of forming a semiconductor device structure in accordance with embodiments of the disclosure.
- FIG. 2 is a partial cross-sectional view of a semiconductor device structure in accordance with additional embodiments of the disclosure.
- FIG. 3 is a partial perspective view of an array of vertical access devices in accordance with embodiments of the disclosure.
- FIG. 4 is a schematic block diagram illustrating an electronic system in accordance with embodiments of the disclosure.
- FIG. 5 is a graphical representation of the results described in Example 1.
- FIGS. 6 through 8 are contour plots of the results described in Example 1.
- FIGS. 9 and 10 are graphical representations of the results described in Example 2.
- FIGS. 11 and 12 are contour plots of the results described in Example 2.
- a vertical access device includes a semiconductive pillar extending vertically from a semiconductive base.
- the semiconductive base may include a lower region functioning as a source/drain region and as a digit line.
- the semiconductive pillar may include a channel region overlying the semiconductive base, and another source/drain region overlying the channel region.
- a single gate electrode may be associated with the semiconductive pillar, such that a first sidewall of the semiconductive pillar is adjacent the gate electrode while a second, opposing sidewall of the semiconductive pillar is not adjacent the gate electrode or another gate electrode.
- Multiple vertical access devices may be provided into an array of vertical access devices, wherein adjacent vertical access devices of the array are separated from one another by isolation structures.
- the dimensions and spacing of components of the vertical access devices and the isolation structures may be tailored to achieve high packing densities and improve one or more electrical properties (e.g., electrical coupling effects, shorts margins, short channel effects, access device cross talk) relative to conventional access device arrays.
- Body contacts may also be provided in isolation trenches between the vertical access devices to suppress (e.g., eliminate) floating body effects.
- the methods and structures of the disclosure may facilitate increased performance in semiconductor device structures (e.g., DRAM cells) and semiconductor devices (e.g., DRAM devices) that rely on high packing density.
- the term “substantially,” in reference to a given parameter, property, or condition means to a degree that one of ordinary skill in the art would understand that the given parameter, property, or condition is met with a small degree of variance, such as within acceptable manufacturing tolerances.
- FIGS. 1A through 1I are simplified partial cross-sectional views illustrating embodiments of a method of forming a semiconductor device structure including a vertical access device (e.g., a vertical access array transistor).
- a vertical access device e.g., a vertical access array transistor
- a semiconductor device structure 100 may include a semiconductive base 102 , first semiconductive pillars 104 , and first isolation trenches 106 .
- the semiconductive base 102 and the first semiconductive pillars 104 may each be formed of and include a semiconductive material including, but not limited to, at least one of a silicon material, a silicon-germanium material, a germanium material, a gallium arsenide material, a gallium nitride material, and an indium phosphide material.
- the semiconductive base 102 and the first semiconductive pillars 104 are formed of and include at least one silicon material.
- silicon material means and includes a material that includes elemental silicon or a compound of silicon.
- the semiconductive base 102 and the first semiconductive pillars 104 may, for example, be formed of and include monocrystalline silicon, polysilicon, or combinations thereof.
- the semiconductive base 102 may include a lower region 102 a , and an upper region 102 b overlying the lower region 102 a .
- the upper region 102 b may vertically extend a depth D 1 below an upper surface 108 of the semiconductive base 102 .
- the depth D 1 of the upper region 102 b may be greater than or equal to about 20 nanometers (nm).
- the lower region 102 a may comprise a remaining portion of the semiconductive base 102 (i.e., a portion of the semiconductive base 102 not occupied by the upper region 102 b ).
- the lower region 102 a of the semiconductive base 102 may serve as both a buried digit line and as a source/drain region of a subsequently formed vertical access device.
- the lower region 102 a of the semiconductive base 102 is electrically coupled to the first semiconductive pillars 104 thereover, and exhibits a different conductivity type than the upper region 102 b .
- the lower region 102 a may exhibit an N-type conductivity
- the upper region 102 b may exhibit a P-type conductivity.
- the lower region 102 a may, for example, include at least one N-type dopant (e.g., arsenic ions, phosphorous ions, antimony ions) and the upper region 102 b may include at least one P-type dopant (e.g., boron ions).
- the lower region 102 a may exhibit a P-type conductivity
- the upper region 102 b may exhibit an N-type conductivity.
- the lower region 102 a may, for example, include at least one P-type dopant (e.g., boron ions) and the upper region 102 b may include at least one N-type dopant (e.g., arsenic ions, phosphorous ions).
- the lower region 102 a exhibits N-type conductivity and the upper region 102 b exhibits P-type conductivity.
- the first semiconductive pillars 104 may vertically extend from and be integral with the upper region 102 b of the semiconductive base 102 .
- each of the terms “vertical” and “longitudinal” means and includes extending in a direction substantially perpendicular to the semiconductive base 102 , regardless of the orientation of the semiconductive base 102 .
- each of the terms “horizontal” and “lateral” means and includes extending in a direction substantially parallel to the semiconductive base 102 , regardless of the orientation of the semiconductive base 102 .
- Each of the first semiconductive pillars 104 may include opposing sidewalls 110 and an upper surface 112 .
- the upper surfaces 112 of the first semiconductive pillars 104 may share a common plane 114 , depicted as a dotted line in FIG. 1A (i.e., the upper surfaces 112 of the first semiconductive pillars 104 may be substantially coplanar with one another).
- the number of first semiconductive pillars 104 may be varied as desired. While various embodiments herein describe the semiconductor device structure 100 as including multiple first semiconductive pillars 104 (i.e., more than one first semiconductive pillars 104 ) vertically extending from the semiconductive base 102 , the semiconductor device structure 100 may, alternatively, include a single first semiconductive pillar 104 vertically extending from the semiconductive base 102 .
- the first semiconductive pillars 104 may be separated from one another by the first isolation trenches 106 .
- the first isolation trenches 106 vertically extend to the upper surface 108 of the semiconductive base 102 .
- Each of the first semiconductive pillars 104 may exhibit a conductivity type substantially similar to the conductivity type of the upper region 102 b of the semiconductive base 102 .
- each of the first semiconductive pillars 104 may also exhibit a P-type conductivity.
- the upper region 102 b of the semiconductive base 102 exhibits an N-type conductivity
- each of the first semiconductive pillars 104 may also exhibit an N-type conductivity.
- the upper region 102 b of the semiconductive base 102 and the first semiconductive pillars 104 each exhibit a P-type conductivity
- the lower region 102 a of the semiconductive base 102 exhibits an N-type conductivity.
- Each of the first semiconductive pillars 104 may exhibit substantially the same dimensions and spacing.
- each of the first semiconductive pillars 104 may exhibit substantially the same length, width W 1 , and height H 1 .
- the height H 1 of each of the first semiconductive pillars 104 corresponds to the depth of each of the first isolation trenches 106 .
- the first semiconductive pillars 104 may be regularly spaced by a distance equal to the width W 2 of each of the first isolation trenches 106 .
- At least one of the first semiconductive pillars 104 may have at least one different dimension (e.g., length, width W 1 , height H 1 ) than at least one other of the first semiconductive pillars 104 , and/or the spacing between at least one pair of neighboring first semiconductive pillars 104 may be different than the spacing between at least one other pair of neighboring first semiconductive pillars 104 .
- the dimensions and spacing of the first semiconductive pillars 104 may be selected to provide desired dimensions and spacing to one or more subsequently formed structures (e.g., spacers, access lines (e.g., word lines), second semiconductive pillars, second isolation trenches), as described in further detail below.
- each of the first semiconductive pillars 104 may be selected to facilitate the formation of other semiconductive pillars exhibiting smaller dimensions and decreased pitch relative to the first semiconductive pillars 104 , as described in further detail below.
- pitch means and includes the distance between identical points in two neighboring features.
- each of the first semiconductive pillars 104 may have a width W 1 of about 1.2 F and a length of about 1.2 F, where F is the minimum realizable feature dimension (i.e., about half of the minimum pitch, 2 F) of the first semiconductive pillars 104 .
- F is the minimum realizable feature dimension (i.e., about half of the minimum pitch, 2 F) of the first semiconductive pillars 104 .
- a pitch P 1 of neighboring first semiconductive pillars 104 may be about 2 F.
- the width W 2 of each of the first isolation trenches 106 (i.e., corresponding to the distance between neighboring first semiconductive pillars 104 ) may be about 0.8 F.
- the height H 1 of each of the first semiconductive pillars 104 may be greater than or equal to about 5 times (5 ⁇ ) the width W 1 of each of the first semiconductive pillars 104 , such as greater than or equal to about 10 times (10 ⁇ ) the width W 1 , or greater than or equal to about 20 times (20 ⁇ ) the width W 1 .
- the length and the width W 1 of each of the first semiconductive pillars 104 are each about 30 nm
- the pitch P 1 of neighboring first semiconductive pillars 104 is about 50 nm
- the width W 2 of each of the first isolation trenches 106 is about 20 nm
- the height H 1 of each of the first semiconductive pillars 104 is greater than or equal to about 150 nm.
- the semiconductive device structure 100 including the semiconductive base 102 , the first semiconductive pillars 104 , and the first isolation trenches 106 may be formed using conventional processes and conventional processing equipment, which are not described in detail herein.
- a semiconductive material may be conventionally formed (e.g., through at least of in situ growth, spin-on coating, blanket coating, chemical vapor deposition, plasma enhanced chemical vapor deposition, atomic layer deposition, and physical vapor deposition), doped (e.g., through ion-implantation), and patterned (e.g., masked, photoexposed, developed, and etched) to form the semiconductive device structure 100 .
- a gate dielectric material 116 may be formed on or over surfaces within the first isolation trenches 106 , and gate electrodes 118 may be formed on or over surfaces of the gate dielectric material 116 . As depicted in FIG. 1B , the gate dielectric material 116 may be conformally formed on or over the opposing sidewalls 110 of each of the first semiconductive pillars 104 , and on or over the upper surface 108 of the semiconductive base 102 exposed within the first isolation trenches 106 .
- the gate dielectric material 116 on or over one or more surfaces within the first isolation trenches 106 may, optionally, be omitted (e.g., such that the gate electrodes 118 are formed on at least one of the opposing sidewalls 110 of the first semiconductive pillars 104 and the upper surface 108 of the semiconductive base 102 ).
- the gate dielectric material 116 within each of the first isolation trenches 106 may be substantially confined within the horizontal boundaries and the vertical boundaries of each of the first isolation trenches 106 . Accordingly, an upper surface 120 of the gate dielectric material 116 within each of the first isolation trenches 106 may be substantially coplanar with the plane 114 shared by the upper surface 112 of each of the first semiconductive pillars 104 .
- the gate dielectric material 116 may be formed of and include an oxide material (e.g., silicon dioxide, phosphosilicate glass, borosilicate glass, borophosphosilicate glass, fluorosilicate glass, aluminum oxide, a combination thereof), a nitride material (e.g., silicon nitride), an oxynitride material (e.g., silicon oxynitride), amphorous carbon, or a combination thereof.
- the gate dielectric material 116 is silicon dioxide.
- the gate dielectric material 116 may be formed at any suitable thickness.
- the thickness of the gate dielectric material 116 may be selected (e.g., tailored) to provide a desired horizontal offset (e.g., space, distance) between the gate electrodes 118 and the first semiconductive pillars 104 adjacent thereto, and to provide a desired vertical offset (e.g., space, distance) between the gate electrodes 118 and the semiconductive base 102 thereunder.
- the thickness of the gate dielectric material 116 may be less than or equal to about 1 nm, less than or equal to about 50 Angstroms ( ⁇ ), less than or equal to about 25 ⁇ , or less than or equal to about 10 ⁇ . In some embodiments, the thickness of the gate dielectric material 116 is within a range of from about 5 ⁇ to about 10 ⁇ .
- the thickness of the gate dielectric material 116 may be substantially uniform, or at least one region of the gate dielectric material 116 (e.g., a region extending across the upper surface 108 of the semiconductive base 102 ) may have a different thickness than at least one other region of the gate dielectric material 116 (e.g., regions extending across the opposing sidewalls 110 of neighboring first semiconductive pillars 104 ).
- the gate electrodes 118 may be formed on or over the opposing sidewalls 110 of each of the first semiconductive pillars 104 .
- the gate electrodes 118 may be formed on or over opposing side surfaces 122 of the gate dielectric material 116 within the first isolation trenches 106 .
- the first semiconductive pillars 104 may be considered to be “double-gated” in that the gate electrodes 118 are formed on or over the opposing sidewalls 110 of each of the first semiconductive pillars 104 (e.g., on the gate dielectric material 116 formed on or over the opposing sidewalls 110 of each first semiconductive pillars 104 ).
- each of the first semiconductive pillars 104 may be disposed laterally between (e.g., flanked by) a pair of neighboring gate electrodes 118 .
- the gate electrodes 118 may serve as word lines, and may extend in a direction substantially perpendicular to that of the lower region 102 a (i.e., which may serve as a digit line) of the semiconductive base 102 .
- the gate electrodes 118 may be formed of and include an electrically conductive material including, but not limited to, a metal (e.g., tungsten, titanium, nickel, platinum, gold), a metal alloy, a metal-containing material (e.g., metal nitrides, metal silicides, metal carbides, metal oxides), a conductively-doped semiconductor material (e.g., conductively-doped silicon, conductively-doped germanium, conductively-doped silicon germanium, etc.), or combinations thereof.
- a metal e.g., tungsten, titanium, nickel, platinum, gold
- a metal alloy e.g., tungsten, titanium, nickel, platinum, gold
- a metal alloy e.g., tungsten, titanium, nickel, platinum, gold
- a metal alloy e.g., tungsten, titanium, nickel, platinum, gold
- a metal alloy e.g., tungsten, titanium, nickel, platinum, gold
- the gate electrodes 118 may comprise at least one of titanium nitride (TiN), tantalum nitride (TaN), tungsten nitride (WN), titanium aluminum nitride (TiAlN), elemental titanium (Ti), elemental platinum (Pt), elemental rhodium (Rh), elemental iridium (Ir), iridium oxide (IrO x ), elemental ruthenium (Ru), ruthenium oxide (RuO x ), alloys thereof, or combinations thereof.
- the gate electrodes 118 are formed of TiN.
- the gate electrodes 118 may each be formed to have any desired dimensions (e.g., length, width, height).
- the gate electrodes 118 may each have a width within a range of from about 1 nm to about 30 nm (e.g., from about 5 nm to about 20 nm, or from about 5 nm to about 10 nm), and a height within a range of from about 5 nm to about 100 nm (e.g., from about 10 nm to about 50 nm, or from about 20 nm to about 30 nm).
- the gate electrodes 118 on or over the opposing sidewalls 110 of a first semiconductive pillar 104 each have a height greater than or equal to about two times (2 ⁇ ) the width W 1 of the first semiconductive pillar 104 .
- the gate dielectric material 116 and the gate electrodes 118 may each independently be formed within the first isolation trenches 106 using conventional processes (e.g., deposition processes, such as at least one of atomic layer deposition processes, chemical vapor deposition processes, and physical vapor deposition processes; thermal growth processes, such as at least one of furnace oxidation processes, and a radical oxidation processes; and material removal processes, such as at least one of chemical mechanical planarization processes, masking processes, and etching processes) and conventional processing equipment, which are not described in detail herein.
- deposition processes such as at least one of atomic layer deposition processes, chemical vapor deposition processes, and physical vapor deposition processes
- thermal growth processes such as at least one of furnace oxidation processes, and a radical oxidation processes
- material removal processes such as at least one of chemical mechanical planarization processes, masking processes, and etching processes
- first isolation structures 124 may be formed in the first isolation trenches 106 ( FIG. 1B ).
- a lower portion 124 a of each of the first isolation structures 124 may be formed on or over exposed surfaces of the gate dielectric material 116 and the gate electrodes 118 within each of the first isolation trenches 106 , and may fill a remaining portion of each of the first isolation trenches 106 (e.g., portions of the first isolation trenches 106 not occupied by the gate dielectric material 116 and the gate electrodes 118 ) to form first filled isolation trenches 106 ′.
- An upper portion 124 b of each of the first isolation structures 124 may protrude (e.g., extend) a height H 2 beyond vertical boundaries of each of the first filled isolation trenches 106 ′ (e.g., beyond the plane 114 shared by the upper surface 112 of each of the first semiconductive pillars 104 ). Accordingly, an upper surface 126 of each of the first isolation structures 124 may be substantially non-coplanar with the plane 114 shared by the upper surface 112 of each of the first semiconductive pillars 104 .
- the height H 2 of the upper portion 124 b of each of the first isolation structures 124 may be within a range of from about 5 nm to about 50 nm, such as from about 10 nm to about 40 nm, or from about 20 nm to about 30 nm.
- Each of the first isolation structures 124 i.e., including the lower portion 124 a and the upper portion 124 b thereof) may be confined within horizontal boundaries of each of the first filled isolation trenches 106 ′.
- the upper portion 124 b of each of first isolation structures 124 may have substantially the same width W 2 as the first filled isolation trench 106 ′ associated therewith (e.g., thereunder).
- the first isolation structures 124 may be formed of and include a dielectric material, such as an oxide material (e.g., silicon dioxide, phosphosilicate glass, borosilicate glass, borophosphosilicate glass, fluorosilicate glass, aluminum oxide, a combination thereof), a nitride material (e.g., silicon nitride), an oxynitride material (e.g., silicon oxynitride), amphorous carbon, or a combination thereof.
- the dielectric material of the first isolation structures 124 may be the same as or different than that of the gate dielectric material 116 .
- each of the first isolation structures 124 is formed of and includes a silicon oxide (e.g., silicon dioxide).
- the first isolation structures 124 may be formed using conventional processes (e.g., deposition processes, photolithographic patterning processes, material removal processes) and conventional processing equipment, which are not described in detail herein.
- a dielectric material may be formed (e.g., deposited) over and between the first semiconductive pillars 104 , and portions of the dielectric material overlying the upper surfaces 112 of the first semiconductive pillars 104 may be selectively removed (e.g., through conventional photolithographic patterning and etching processes) to form the first isolation structures 124 .
- spacers 128 may be formed on opposing sidewalls of the upper portions 124 b of the first isolation structures 124 .
- the spacers 128 on neighboring first isolation structures 124 e.g., a pair of first isolation structures 124 separated by a single first semiconductive pillar 104
- the dimensions and spacing of the spacers 128 (and, hence, the dimensions and spacing of the apertures 130 ) may be selected to provide desired dimensions and spacing to second (e.g., additional) semiconductive pillars to be formed from the first semiconductive pillars 104 using the spacers 128 .
- Each of the spacers 128 may have substantially the same dimensions (e.g., width, length, and height).
- each of the apertures 130 may have substantially the same dimensions (e.g., width, length, and height).
- the dimensions of each of the spacers 128 may be the same as the dimensions of each of the apertures 130 , or the dimensions of at least one of the spacers 128 may be different than the dimensions of at least one of the apertures 130 .
- a width W 3 of each of the spacers 128 may be selected based on a desired width of second semiconductive pillars to be formed using the spacers 128 (e.g., using the spacers 128 as an etching mask).
- a width W 4 of each of the apertures 130 may be selected based on a desired spacing (e.g., distance) between a pair of neighboring second semiconductive pillars to be formed from a single first semiconductive pillar 104 .
- a pitch P 2 of neighboring spacers 128 overlying a single first semiconductive pillar 104 depends on the width W 3 of each of the neighboring spacers 128 and the width W 4 of each of the apertures 130 .
- Neighboring spacers 128 overlying neighboring first semiconductive pillars 104 may be separated from one another by the width W 2 of the upper portion 124 b of the first isolation structure 124 therebetween.
- a pitch P 3 of neighboring spacers 128 overlying neighboring first semiconductive pillars 104 depends on the width W 3 of each of the neighboring spacers 128 and the width W 2 of each of the upper portion 124 b of the first isolation structure 124 therebetween.
- each of the spacers 128 may have substantially the same height H 2 as the upper portion 124 b of the first isolation structure 124 laterally adjacent thereto.
- the width W 3 of each of the spacers 128 may be about 0.4 F (e.g., about 30 percent of the width W 1 of the first semiconductive pillar 104 thereunder), the width W 4 of each of the apertures 130 may be about 0.4 F (e.g., about 30 percent of the width W 1 of the first semiconductive pillar 104 thereunder), a pitch P 2 of neighboring spacers 128 overlying a single first semiconductive pillar 104 may be about 0.8 F (e.g., about 66 percent of the width W 1 the first semiconductive pillar 104 thereunder), the width W 2 separating neighboring spacers 128 overlying neighboring first semiconductive pillars 104 may be about 0.8 F (e.g., about 66 percent of the width W 1 of each of the neighboring first semiconductive pillars 104 thereunder), and a pitch P 3 of neighboring spacers 128 overlying neighboring first semiconductive pillars 104 may be about 1.2 F (e.g., about 30 percent of the
- the width W 3 of each of the spacers 128 is each about 10 nm
- the width W 4 of each of the apertures 130 is about 10 nm
- the pitch P 2 of neighboring spacers 128 overlying a single first semiconductive pillar 104 is about 20 nm
- the pitch P 3 of neighboring spacers 128 overlying neighboring first semiconductive pillars 104 is about 30 nm.
- Each of the spacers 128 may be formed of and include a material suitable for use as a mask for selectively removing (e.g., etching, such as anisotropically dry etching) portions of the first semiconductive pillars 104 .
- etching such as anisotropically dry etching
- each of the spacers 128 may be formed of and include a nitride material (e.g., a metal nitride, such as tantalum nitride, titanium nitride, hafnium nitride, or silicon nitride), an oxide material (e.g., a metal oxide, such as silicon oxide), an oxynitride material (e.g., a metal oxynitride, such as silicon oxynitride), or a carbide material (e.g., silicon carbide).
- a nitride material e.g., a metal nitride, such as tantalum nitride, titanium nitride, hafnium nitride, or silicon nitride
- an oxide material e.g., a metal oxide, such as silicon oxide
- an oxynitride material e.g., a metal oxynitride, such as silicon oxyn
- a pitch density multiplication process may be utilized to form the spacers 128 using the upper portions 124 b of the first isolation structures 124 .
- a spacer material may be conformally formed (e.g., deposited using a PVD process, a CVD process, an ALD process, or a spin-coating process) over exposed surfaces of the first semiconductive pillars 104 and the upper portions 124 b of the first isolation structures 124 .
- a thickness of the spacer material may correspond to the width W 3 of the spacers 128 to be formed.
- An anisotropic etching process may then be performed to remove the spacer material from the upper surface 126 of each of the first isolation structures 124 and from a portion of the upper surface 112 of each of the first semiconductive pillars 104 , while maintaining the spacer material on opposing sidewalls of the upper portions 124 b of the first isolation structures 124 to form the spacers 128 .
- the apertures 130 ( FIG. 1D ) between the spacers 128 may be vertically extended into the first semiconductive pillars 104 ( FIG. 1D ) to form second semiconductive pillars 132 .
- the spacers 128 may be used as a mask to aid in the removal of (e.g., etch) material from a portion (e.g., a central portion) of each of the first semiconductive pillars 104 to form a pair of second semiconductive pillars 132 from each of the first semiconductive pillars 104 .
- the second semiconductive pillars 132 may function as fins or pillars of single-gate vertical access devices, as described in further detail below.
- Each of the second semiconductive pillars 132 may include opposing sidewalls 134 and an upper surface 136 .
- the upper surfaces 136 of the second semiconductive pillars 132 may share the same common plane 114 previously shared by the first semiconductive pillars 104 ( FIG. 1D ) (i.e., the upper surfaces 136 of the second semiconductive pillars 132 may be substantially coplanar with one another).
- a bottom of each of the second isolation trenches 134 may be substantially coplanar with the upper surface 108 of the semiconductive base 102 (i.e., which is also coplanar with the bottom of the first isolation trenches 106 shown in FIG. 1A ).
- a bottom of at least one of the second isolation trenches 134 may be substantially non-coplanar with the upper surface 108 of the semiconductive base 102 .
- the dimensions and spacing of the second semiconductive pillars 132 may be selected (e.g., tailored) at least partially based on the material, dimensions, and spacing of at least one of the first isolation structures 124 , second isolation structures to be formed in the second isolation trenches 138 (see below), the gate dielectric material 116 , and the gate electrodes 118 .
- the dimensions and location of the second semiconductive pillars 132 may be selected, in conjunction with the material, dimensions, and spacing of each of the first isolation structures 124 , the second isolation structures to be formed in second isolation trenches 138 , the gate dielectric material 116 , and the gate electrodes 118 , to limit capacitance and increase shorts margin between the gate electrodes 118 of neighboring vertical access devices to be subsequently formed (see below), to reduce cross-talk between the neighboring vertical access devices, and to reduce short channel effects of the vertical access devices.
- Each of the second semiconductive pillars 132 may exhibit substantially the same dimensions.
- the second semiconductive pillars 132 may have substantially the same width W 3 (e.g., about 0.4 F) and length (e.g., about 0.4 F) as the spacers 128 thereover, and may have substantially the same height H 1 as the semiconductive structures 104 ( FIG. 1D ) from which the second semiconductive pillars 132 are formed.
- the second isolation trenches 138 may have substantially the same width W 4 (e.g., about 0.4 F) as the apertures 130 ( FIG. 1D ) between the spacers 128 .
- second semiconductive pillars 132 formed from a single first semiconductive pillar 104 may be separated from one another by the width W 4 (e.g., about 0.4 F), and second semiconductive pillars 132 formed from neighboring semiconductive structures 104 (e.g., a pair of the second semiconductive pillars 132 adjacent opposing sides of a single first isolation structure 124 ; a pair of the second semiconductive pillars 132 located between neighboring second isolation trenches 138 ) may be separated from one another by the width W 2 (e.g., about 0.8 F) of the upper portion 124 b of the first isolation structures 124 .
- W 4 e.g., about 0.4 F
- second semiconductive pillars 132 formed from a single first semiconductive pillar 104 may have substantially the same pitch P 2 (e.g., about 0.8 F) as the neighboring spacers 128 thereover, and second semiconductive pillars 132 formed from neighboring semiconductive structures 104 may have substantially the same pitch P 3 (e.g., about 1.2 F) as the neighboring spacers 128 thereover.
- P 2 e.g., about 0.8 F
- P 3 e.g., about 1.2 F
- the width W 3 of each of the second semiconductive pillars 132 is about 10 nm
- the width W 2 of the upper portion 124 b of each of the first isolation structures 124 is about 20 nm
- the width W 4 of each of the second isolation trenches 138 is about 10 nm
- the pitch P 2 of neighboring second semiconductive pillars 132 adjacent (e.g., flanking) opposing sides of a single second isolation trench 138 is about 20 nm
- the pitch P 3 of neighboring second semiconductive pillars 132 adjacent (e.g., flanking) opposing sides of a single first isolation structure 124 is about 30 nm
- the height H 1 of each of the second semiconductive pillars 132 is greater than or equal to about 150 nm.
- Only one of the opposing sidewalls 134 of each of the second semiconductive pillars 132 may be located adjacent (as separated by the gate dielectric material 116 ) a gate electrode 118 .
- a first of the opposing sidewalls 134 of each of the second semiconductive pillars 132 may abut one of the first filled isolation trenches 106 ′ containing the gate electrodes 118
- a second of the opposing sidewalls 134 of each of the second semiconductive pillars 132 may abut one of the second isolation trenches 138 not containing (e.g., free of) the gate electrodes 118 .
- each of the second semiconductive pillars 132 may be associated with the second semiconductive pillar 132 , such that a first sidewall of the second semiconductive pillar 132 is adjacent the gate electrode 118 while a second, opposing sidewall of the second semiconductive pillar 132 is not adjacent the gate electrode 118 or another gate electrode. Accordingly, each of the second semiconductive pillars 132 may be considered to be “single-gated” in that only one gate electrode 118 is adjacent thereto (i.e., rather than being adjacent to, or flanked by, two or more gate electrodes 118 ).
- the spacers 128 may be used as a mask for at least one material removal process (e.g., an etching process, such an anisotropic dry etching process) to remove unmasked portions (i.e., portions not underlying the spacers 128 ) of each of the first semiconductive pillars 104 to a desired depth.
- etching process such an anisotropic dry etching process
- second isolation structures 140 may be formed in the second isolation trenches 138 ( FIG. 1E ), and the spacers 128 ( FIG. 1E ) and the upper portion 124 b ( FIG. 1E ) of the first isolation structures 124 ( FIG. 1E ) may be removed.
- the second isolation structures 140 may fill the second isolation trenches 138 to form second filled isolation trenches 138 ′.
- each of the second isolation structures 140 may be confined within horizontal boundaries and vertical boundaries of each of the second filled isolation trenches 138 ′.
- one or more of the second isolation structures 140 may extend beyond at least one of the horizontal boundaries and the vertical boundaries of one or more of the second filled isolation trenches 138 ′.
- the second isolation structures 140 may be formed of and include a dielectric material, such as an oxide material (e.g., silicon dioxide, phosphosilicate glass, borosilicate glass, borophosphosilicate glass, fluorosilicate glass, aluminum oxide, a combination thereof), a nitride material (e.g., silicon nitride), an oxynitride material (e.g., silicon oxynitride), amphorous carbon, or a combination thereof.
- the dielectric material of the second isolation structures 132 may be the same as or different than that of at least one of the first isolation structures 124 and the gate dielectric material 116 .
- each of the second isolation structures 132 is formed of and includes a silicon oxide (e.g., silicon dioxide).
- a material deposition process e.g., a spin-on coating process, a blanket coating process, a chemical vapor deposition process, a plasma enhanced chemical vapor deposition process, an atomic layer deposition process, a physical vapor deposition process
- At least one material removal process e.g., a chemical mechanical planarization process, an etching process
- a material deposition process e.g., a spin-on coating process, a blanket coating process, a chemical vapor deposition process, a plasma enhanced chemical vapor deposition process, an atomic layer deposition process, a physical vapor deposition process
- At least one material removal process e.g., a chemical mechanical planarization process, an
- upper surfaces 142 of the second isolation structures 140 , and upper surfaces 143 of modified first isolation structures 124 ′ may each be substantially coplanar with (e.g., share) the plane 114 shared by the upper surfaces 136 of the second semiconductive pillars 132 .
- a semiconductor device structure of the disclosure comprises at least one semiconductive pillar vertically extending from a semiconductive base, a first filled isolation trench located on a first side of the at least one semiconductive pillar, a second filled isolation trench located on a second, opposite side of the at least one semiconductive pillar, a dielectric material on surfaces of the at least one semiconductive pillar within the first filled isolation trench, a pair of gate electrodes on surfaces of the gate dielectric material within the first filled isolation trench, a first isolation structure overlying and between surfaces of the pair of gate electrodes and the gate dielectric material within the first filled isolation trench, and a second isolation structure on surfaces of the at least one semiconductive pillar within the at least second filled isolation trench.
- a method of forming a semiconductor device structure comprises forming first semiconductive pillars vertically extending from a semiconductive base and separated from one another by first isolation trenches. Gate electrodes are formed over opposing sidewalls of the first semiconductive pillars exposed within the first isolation trenches. First isolation structures are formed over and between the gate electrodes within the first isolation trenches. Second isolation trenches are formed in the first semiconductive pillars to form second semiconductive pillars, each of the second semiconductive pillars adjacent one of the gate electrodes. Second isolation structures are formed in the second isolation trenches.
- a source/drain region 144 may be formed in an upper region of each of the second semiconductive pillars 132 to form vertical access devices 148 each including the source/drain region 144 , a channel region 146 , a portion of the semiconductive base 102 , and a single gate electrode 118 .
- the lower region 102 a of the semiconductive base 102 may serve as a shared source/drain region (as well as a buried digit line) for each of the vertical access devices 148 .
- the source/drain region 144 vertically overlies the channel region 146
- the channel region 146 vertically overlies the lower region 102 a of the semiconductive base 102 .
- Only one of the opposing sidewalls 134 of the second semiconductive pillar 132 of each of the vertical access devices 148 is associated with (e.g., adjacent, proximate) a gate electrode 118 .
- a first of the opposing sidewalls 134 of the second semiconductive pillar 132 of each of the vertical access devices 148 is horizontally adjacent (as separated by the gate dielectric material 116 ) one of the gate electrodes 118
- a second of the opposing sidewalls 134 of the second semiconductive pillar 132 of each of the vertical access devices 148 is not horizontally adjacent (e.g., is horizontally distal from) one of the gate electrodes 118 .
- only one side of the channel region 146 of each of the vertical access devices 148 is horizontally adjacent a gate electrode 118 . Accordingly, each of the vertical access devices 148 may be considered to be single-gate vertical access devices.
- the gate electrode 118 may be positioned vertically between a bottom of the source/drain region 144 of the second semiconductive pillar 132 and a top of the lower region 102 a (i.e., serving, in part, as another source/drain region) of the semiconductive base 102 . As depicted in FIG. 1G , the gate electrodes 118 do not vertically overlap the source/drain region 144 of the second semiconductive pillars 132 or the lower region 102 a of the semiconductive base 102 . In additional embodiments, the gate electrodes 118 may vertically overlap the source/drain region 144 of one or more of the second semiconductive pillars 132 .
- the source/drain region 144 of each of the second semiconductive pillars 132 may exhibit substantially the same conductivity type as the lower region 102 a (e.g., source/drain region) of the semiconductive base 102 , and may exhibit a different conductivity type than the channel region 146 of each of the second semiconductive pillars 132 .
- the source/drain region 144 of each of the second semiconductive pillars 132 and the lower region 102 a of the semiconductive base 102 may exhibit an N-type conductivity, and the channel region 146 of each of the second semiconductive pillars 132 may exhibit a P-type conductivity.
- the source/drain region 144 of each of the second semiconductive pillars 132 and the lower region 102 a of the semiconductive base 102 may exhibit a P-type conductivity, and the channel region 146 of each of the second semiconductive pillars 132 may exhibit an N-type conductivity.
- the source/drain region 144 of each of the second semiconductive pillars 132 exhibits N-type conductivity
- the channel region 146 of each of the second semiconductive pillars 132 exhibits P-type conductivity
- the upper region 102 b of the semiconductive base 102 exhibits P-type conductivity
- the lower region of the semiconductive base 102 exhibits N-type conductivity.
- the source/drain regions 144 of the second semiconductive pillars 132 may be formed using conventional processes (e.g., an ion implantation process, a plasma implantation process, a high temperature diffusion process) and conventional processing equipment, which are not described in detail herein.
- the source/drain regions 144 may be formed by exposing the second semiconductive pillars 132 to an N-type dopant such that an N-type material is totaled.
- a thin film of a highly doped N-type material may be deposited over surfaces (e.g., the upper surfaces 136 ) of second semiconductive pillars 132 and a thermal anneal may be performed to migrate dopants from the highly doped N-type material into the second semiconductive pillars 132 to total the source/drain regions 144 .
- the source/drain regions 144 may be formed prior to forming the second semiconductive pillars 132 , such as prior to forming the first semiconductive pillars 104 ( FIG. 1A ).
- the source/drain regions 102 a and 144 may be formed in a semiconductive substrate (e.g., through a deep ion implantation process and a shallow ion implantation process), and the semiconductive substrate may then be subjected to at least one material removal process (e.g., etching process) to from the first semiconductive pillars 104 .
- a semiconductive substrate e.g., through a deep ion implantation process and a shallow ion implantation process
- at least one material removal process e.g., etching process
- a vertical access device of the disclosure comprises a semiconductive base comprising a first source/drain region, a semiconductive pillar extending vertically from the semiconductive base and comprising a channel region overlying the first source/drain region and a second source/drain region overlying the channel region, and a gate electrode adjacent a sidewall of the semiconductive pillar, an opposing sidewall of the semiconductive pillar not adjacent the gate electrode or another gate electrode.
- a method of forming a vertical access device comprises forming a semiconductive base comprising a first source/drain region.
- a first semiconductive pillar is formed to vertically extend from the semiconductive base.
- a first gate electrode is formed over a first sidewall of the first semiconductive pillar.
- a second gate electrode is formed over a second, opposing sidewall of the first semiconductive pillar.
- a pair of second semiconductive pillars is formed from the first semiconductive pillar, one of the pair of second semiconductive pillars adjacent the first gate electrode, and another of the pair of second semiconductive pillars adjacent the second gate electrode.
- a second source/drain region is formed in each of the pair of second semiconductive pillars.
- open volumes 152 may, optionally, be formed within the second isolation structures 140 .
- Forming the open volumes 152 provides insulators having a dielectric constant (c) of about 1.
- c dielectric constant
- one side of each of the second semiconductive pillars 132 may be horizontally adjacent (as separated by a portion of the second isolation structures 140 ) an open volume 152
- another, opposing side of each of the second semiconductive pillars 132 may be horizontally adjacent (as separated by the gate dielectric material 116 ) a gate electrode 118 .
- each of the second semiconductive pillars 132 may be positioned horizontally between (e.g., flanked by) an open volume 152 within an abutting second filled isolation trench 138 ′ and a gate electrode 118 within an abutting first filled isolation trench 106 ′.
- the open volumes 152 may each be formed to have any desired dimensions (e.g., length, width, height) and location.
- the dimensions and location of the open volumes 152 within the second isolation structures 140 may be selected (e.g., tailored) at least partially based on the material, dimensions, and spacing of at least one of the second isolation structures 140 , the second semiconductive pillars 132 , the gate dielectric material 116 , and the gate electrodes 118 .
- the dimensions and location of the open volumes 152 may be selected, in conjunction with the material, dimensions, and spacing of each of the second isolation structures 140 , the second semiconductive pillars 132 , the gate dielectric material 116 , and the gate electrodes 118 , to limit capacitance and increase shorts margin between the gate electrodes 118 of neighboring vertical access devices 148 , and to reduce cross-talk between neighboring vertical access devices 148 .
- the open volumes 152 may each have a width within a range of from about 10 percent to about 100 percent of the width W 4 of the second isolation structures 140 (e.g., from about 20 percent to about 90 percent of the width W 4 , from about 30 percent to about 80 percent of the width W 4 , or from about 40 percent to about 70 percent of the width W 4 ), may have a height greater than or equal to the height of the gate electrodes 118 , and may occupy a horizontally central portion of each of the second isolation structures 140 .
- the open volumes 152 may be formed within the second isolation structures 140 using conventional processes and conventional processing equipment, which are not described in detail herein. Depending on the processes (e.g., deposition processes, growth processes, material removal processes) utilized to form the second isolation structures 140 , the open volumes 152 may be formed before, during, or after the formation of the second isolation structures 140 . In some embodiments, the open volumes 152 are formed within the second isolation structures 140 prior to the formation of the source/drain regions 144 in the second semiconductive pillars 132 .
- body contacts 154 may, optionally, be formed within the second isolation trenches 138 ( FIG. 1E ) so as to occupy at least a portion of the second filled isolation trenches 138 ′.
- the body contacts 154 may underlie the second isolation structures 140 , and may run parallel to the gate electrodes 118 . Forming the body contacts 154 within the second isolation trenches 138 may alleviate (e.g., reduce or eliminate) floating body effects of the vertical access devices 148 .
- the term “floating body” refers to an access device body which is not coupled to, and is therefore insulated from, power or ground rails within an integrated circuit.
- the potential at the channel region of the access device cannot be set to a specific value, but changes (e.g., floats, adjusts) according to the voltage conditions applied to the adjacent source/drain regions.
- the threshold voltage of the access device changes with varying body bias, leading to undesirable parasitic leakage from the access device.
- the body contacts 154 enable the body of each of the vertical access devices 148 to be connected to a potential source so that the body no longer floats, thereby eliminating floating body effects that may otherwise be associated therewith.
- the body contacts 154 may be connected to a discharging circuit such as a ground or power supply voltage.
- the body contacts 154 may be formed of and include any suitable conductive material including, but not limited to, a conductive silicon material (e.g., a doped polysilicon material), a conductive metal material, or a combination thereof.
- the conductivity type of the body contacts 154 may depend on the conductivity types of the various regions (e.g., the source/drain region 144 and the channel region 146 of the second semiconductive pillar 132 , and the upper region 102 b and the lower region 102 a of the semiconductive base 102 ) of the vertical access devices 148 associated (e.g., adjacent) therewith.
- the body contacts 154 may be formed to have P-type conductivity where the source/drain regions 144 of the second semiconductive pillars 132 and the lower region 102 a (e.g., source/drain region) of the semiconductive base 102 each have N-type conductivity and the channel regions 146 of the second semiconductive pillars 132 have P-type conductivity.
- the body contacts 154 may be formed to have N-type conductivity where the source/drain regions 144 of the second semiconductive pillars 132 and the lower region 102 a of the semiconductive base 102 each have P-type conductivity and the channel regions 146 of the second semiconductive pillars 132 have N-type conductivity.
- the body contacts 154 are formed of and include P+ polysilicon.
- the body contacts 154 may be formed using conventional processes (e.g., material deposition processes, material removal processes) and conventional processing equipment, which are not described in detail herein.
- a conductive material e.g., P-type polysilicon
- P-type polysilicon may be formed (e.g., deposited) at the bottom of each of the second isolation trenches 138 ( FIG. 1E ) prior to forming the second isolation structures 140 within the second isolation trenches 138 .
- the second isolation structures 140 may occupy upper portions of the second filled isolation trenches 138 ′ unoccupied by the body contacts 154 .
- the body contacts 154 may be formed to any desired height within the second isolation trenches 138 .
- each of the vertical access devices 248 include a semiconductive pillar 232 including a source/drain region 244 and a channel region 246 , a portion of a semiconductive base 202 , and a pair of gate electrodes 218 .
- a lower region 202 a of the semiconductive base 202 may serve as a shared source/drain region (as well as a buried digit line) for each of the vertical access devices 248 .
- each of the vertical access devices 248 the source/drain region 244 vertically overlies the channel region 246 , and the channel region 246 vertically overlies the lower region 202 a of the semiconductive base 202 .
- Two, opposing sides of the second semiconductive pillar 232 of each of the vertical access devices 248 are associated (e.g., adjacent, proximate) with gate electrodes 218 .
- opposing sides of the channel region 246 of each of the vertical access devices 248 are each horizontally adjacent (as separated by a gate dielectric material 216 ) a gate electrode 218 . Accordingly, each of the vertical access devices 248 may be considered to be a double-gate vertical access device.
- FIG. 2 and the associated description below functionally similar features are referred to with similar reference numerals incremented by 100. To avoid repetition, not all features shown in FIG. 2 are described in detail herein. Rather, unless described otherwise below, features designated by a reference numeral that is a 100 increment of the reference numeral of a feature described previously will be understood to be substantially similar to the feature described previously, except with dimensions and spacing conventionally associated with 4 F 2 architectures (e.g., 4 F 2 DRAM architectures).
- 4 F 2 architectures e.g., 4 F 2 DRAM architectures
- the semiconductor device structure 200 may include a semiconductive base 202 (including a lower region 202 a and an upper region 202 b ), semiconductive pillars 232 (each including a channel region 246 , and a source/drain region 244 ), a gate dielectric material 216 , gate electrodes 218 , and isolation structures 224 ′ respectively having substantially similar material compositions to the semiconductive base 102 (including the lower region 102 a and the upper region 102 b ), the second semiconductive pillars 132 (each including the channel region 146 , and the source/drain region 144 ), the gate dielectric material 116 , the gate electrodes 118 , and the isolation structures 124 ′, except exhibiting dimensions (e.g., width, length, height) and spacing conventionally associated with 4 F 2 architectures.
- a semiconductive base 202 including a lower region 202 a and an upper region 202 b
- semiconductive pillars 232 each including a channel region 246 , and
- the body contacts 254 may be formed within bottom portions of isolation trenches (e.g., isolation trenches similar to the first isolation trenches 106 previously described in relation to the semiconductor device structure 100 ) separating (e.g., flanking) the semiconductive pillars 232 .
- the body contacts 254 may be formed after the formation of the semiconductive base 202 and the semiconductive pillars 232 , and prior to the formation of the gate dielectric material 216 , the gate electrodes 218 , and the isolation structures 224 ′.
- a conductive material may be formed (e.g., deposited) within the isolation trenches separating the semiconductive pillars 232 to form the body contacts 254 .
- the gate dielectric material 216 may be conformally formed on or over upper surfaces of the body contacts 254 and on or over opposing sidewalls 234 of the semiconductive pillars 232 , the gate electrodes 218 may be formed on or over the gate dielectric material 216 (i.e., so as to flank the opposing sidewalls 234 of the semiconductive pillars 232 ), and the isolation structures 224 ′ may be formed within a remaining (e.g., unoccupied) region of the isolation trenches to form filled isolation trenches 206 ′.
- the body contacts 254 may be connected to a discharging circuit such as a ground or power supply voltage.
- a semiconductor device structure of the disclosure comprises semiconductive pillars vertically extending from a semiconductive base and separated by filled isolation trenches, a conductive material on an upper surface of the semiconductive base exposed within the filled isolation trenches, the conductive material contacting portions of opposing sidewalls of the semiconductive pillars within the filled isolation trenches, a dielectric material on an upper surface of the conductive material and other portions of the opposing sidewalls of the semiconductive pillars within the filled isolation trenches, opposing gate electrodes on opposing side surfaces of the dielectric material within the filled isolation trenches, and isolation structures over and between the opposing gate electrodes within the filled isolation trenches.
- an array of vertical access devices may be formed according to the embodiments described herein.
- an array 300 of the vertical access devices 148 may include rows of the vertical access devices 148 extending in an X direction, and columns of the vertical access devices 148 extending in a Y direction substantially perpendicular to the X direction.
- the first isolation structures 124 ′ ( FIGS. 1F-1I ) and the second isolation structures 140 ( FIGS. 1F-1I ) are not shown within the first filled isolation trenches 106 ′ and the second filled isolation trenches 138 ′ depicted in FIG. 3 .
- the gate electrodes 118 which may serve as word lines for the array 300 , may extend in the Y direction (i.e., parallel to the columns of the vertical access devices 148 ).
- the body contacts 154 FIG. 1I , if present, may also extend in the Y direction (i.e., parallel to the gate electrodes 118 and the columns of the vertical access devices 148 ).
- the semiconductive base 102 may be divided into parallel semiconductive lines extending in the X direction (i.e., under each row of the second semiconductive pillars 132 ).
- the lower regions 102 a of the divided semiconductive base 102 may serve as a digit lines for the array 300 .
- an array of the vertical access devices 248 may be formed to include rows of the vertical access devices 248 extending in an X direction, and columns of the vertical access devices 248 extending in a Y direction substantially perpendicular to the X direction.
- FIG. 4 is a block diagram of an illustrative electronic system 400 according to embodiments of disclosure.
- the electronic system 400 may comprise, for example, a computer or computer hardware component, a server or other networking hardware component, a cellular telephone, a digital camera, a personal digital assistant (PDA), portable media (e.g., music) player, etc.
- the electronic system 400 includes at least one memory device 402 .
- the electronic system 400 may further include at least one electronic signal processor device 404 (often referred to as a “microprocessor”). At least one of the electronic signal processor device 404 and the at least one memory device 402 may include, for example, an embodiment of the semiconductor device structure 100 shown in FIGS. 1A-1I , or an embodiment of the semiconductor device structure 200 shown in FIG. 2 . Accordingly, at least one of the electronic signal processor device 404 and the at least one memory device 402 may include an embodiment of the single-gate vertical access device 148 as previously described in relation to the semiconductor device structure 100 , or an embodiment of the double-gate vertical access device 248 described in relation to the semiconductor device structure 200 .
- the electronic system 400 may further include one or more input devices 406 for inputting information into the electronic system 400 by a user, such as, for example, a mouse or other pointing device, a keyboard, a touchpad, a button, or a control panel.
- the electronic system 400 may further include one or more output devices 408 for outputting information (e.g., visual or audio output) to a user such as, for example, a monitor, a display, a printer, an audio output jack, a speaker, etc.
- the input device 406 and the output device 408 may comprise a single touch screen device that can be used both to input information to the system 400 and to output visual information to a user.
- the one or more input devices 406 and output devices 408 may communicate electrically with at least one of the memory device 402 and the electronic signal processor device 404 .
- the vertical access devices, semiconductor device structures, and formation methods of the disclosure advantageously facilitate improved semiconductor device performance, reduced costs, increased miniaturization of components, and greater packaging density as compared to conventional access devices (e.g., vertical access devices), semiconductor device structures, and formation methods.
- the vertical access devices, semiconductor device structures, and formation methods of the disclosure may improve one or more of semiconductor device (e.g., DRAM device) scaling, electrical coupling effects, shorts margins, short channel effects, floating body effects, access device cross talk as compared to conventional access devices, semiconductor device structures, and formation methods.
- the methods of forming the vertical access devices and semiconductor device structures may be conducted without use of an additional mask or reticle to form the body contacts.
- the electrical characteristics e.g., sub-threshold leakage current characteristics
- the configuration of each of the single-gate vertical access devices was substantially similar to the configuration of the vertical access devices 148 depicted in FIG. 1G .
- the widths of the semiconductive pillar of the different single-gate vertical access devices were incrementally decreased from 24 nm to 10 nm.
- Each of the single-gate vertical access devices was analyzed without the addition of boron (B) within the channel region thereof. It is believed that the addition of B would further reduce sub-threshold leakage currents.
- FIG. 5 A graphical representation illustrating cell current (amperes/cell) at different word line biases (i.e., applied voltages) from 0 Volts (V) to 2.5 V for each of the single-gate vertical access devices analyzed is shown in FIG. 5 .
- FIGS. 6 through 8 are contour plots of current density throughout the semiconductive pillars of single-gate vertical access devices having semiconductive pillar widths of 24 nm, 16 nm, and 10 nm, respectively.
- Each of the single-gate vertical access devices exhibited suppressed short channel effects, and a sub-threshold leakage current slope comparable to a conventional double-gate vertical access device.
- the results indicate that single-gate vertical access devices of the disclosure exhibit reduced sub-threshold leakage current with decreasing semiconductive pillar widths.
- the electrical characteristics (e.g., neighboring device coupling characteristics) between neighboring single-gate vertical access devices including different spacings and isolation structures (i.e., a silicon oxide structure, or a silicon oxide structures with a void space therein) therebetween were compared.
- the configuration of the neighboring single-gate vertical access devices was substantially similar to the configuration of the neighboring vertical access devices 148 (i.e., including the second semiconductive pillars 132 , and the second isolation structures 140 ) depicted in FIGS. 1G and 1H .
- the widths of isolation structures between the neighboring single-gate vertical access devices (i.e., corresponding the spacing between the neighboring single-gate vertical access devices) were incrementally increased from 8 nm to 38 nm.
- the effect of a 5 nm void space (e.g., air gap) within the isolation structures for of the different isolation structure widths was also analyzed.
- FIG. 9 A graphical representation illustrating cell current (amperes/cell) at different word line biases from 0 V to 2.5 V for the different isolation structure widths analyzed (i.e., the different spacings between neighboring single-gate vertical access devices) without the presence of the void space in the isolation structure is shown in FIG. 9 .
- FIG. 10 A graphical representation illustrating cell current (amperes/cell) at different word line biases (i.e., applied voltages) from 0 V to 2.5 V for the different isolation structure widths analyzed with the presence of the void space in the isolation structure is shown in FIG. 10 .
- 11 and 12 are contour plots of current density throughout the semiconductive pillars of a pair of neighboring single-gate vertical access devices separated by an 18 nm wide silicon dioxide isolation structure, without a void space in the silicon dioxide isolation structure and with a 5 nm void space in the silicon dioxide isolation structure, respectively.
- the different isolation structures were each able to limit capacitance between the gate electrodes (e.g., word lines) of neighboring single-gate vertical access devices.
- the presence of the void space further reduced capacitance between the gate electrodes of neighboring single-gate vertical access devices.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
Abstract
Description
Claims (23)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/190,807 US9773888B2 (en) | 2014-02-26 | 2014-02-26 | Vertical access devices, semiconductor device structures, and related methods |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/190,807 US9773888B2 (en) | 2014-02-26 | 2014-02-26 | Vertical access devices, semiconductor device structures, and related methods |
Publications (2)
Publication Number | Publication Date |
---|---|
US20150243748A1 US20150243748A1 (en) | 2015-08-27 |
US9773888B2 true US9773888B2 (en) | 2017-09-26 |
Family
ID=53883022
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/190,807 Active 2034-07-19 US9773888B2 (en) | 2014-02-26 | 2014-02-26 | Vertical access devices, semiconductor device structures, and related methods |
Country Status (1)
Country | Link |
---|---|
US (1) | US9773888B2 (en) |
Cited By (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10083877B1 (en) * | 2017-10-25 | 2018-09-25 | Sandisk Technologies Llc | Vertical field effect transistors including two-tier select gates and method of making the same |
US10998440B2 (en) | 2018-10-09 | 2021-05-04 | Micron Technology, Inc. | Device including a vertical transistor having a large band gap channel material and void spaces adjacent gate electrodes, and related methods and systems |
US11088142B2 (en) | 2019-12-26 | 2021-08-10 | Micron Technology, Inc. | Integrated assemblies having voids along regions of gates, and methods of forming conductive structures |
US11088147B2 (en) | 2019-06-26 | 2021-08-10 | Micron Technology, Inc. | Apparatus with doped surfaces, and related methods with in situ doping |
US11139396B2 (en) | 2018-10-09 | 2021-10-05 | Micron Technology, Inc. | Devices including vertical transistors, and related methods |
US11152509B2 (en) | 2018-10-09 | 2021-10-19 | Micron Technology, Inc. | Elevationally-extending transistors, devices comprising elevationally-extending transistors, and methods of forming a device comprising elevationally-extending transistors |
US11398571B2 (en) | 2018-10-09 | 2022-07-26 | Micron Technology, Inc. | Devices and electronic systems including vertical transistors, and related methods |
US11437521B2 (en) | 2018-10-09 | 2022-09-06 | Micron Technology, Inc. | Methods of forming a semiconductor device |
US11515417B2 (en) | 2018-10-09 | 2022-11-29 | Micron Technology, Inc. | Transistors including heterogeneous channels |
US11594644B2 (en) | 2019-11-13 | 2023-02-28 | Micron Technology, Inc. | Microelectronic devices including passivation materials, related electronic devices, and related methods |
US11600535B2 (en) | 2020-05-06 | 2023-03-07 | Micron Technology, Inc. | Integrated assemblies having conductive material along three of four sides around active regions, and methods of forming integrated assemblies |
US11636882B2 (en) | 2019-10-29 | 2023-04-25 | Micron Technology, Inc. | Integrated assemblies having shield lines between neighboring transistor active regions |
Families Citing this family (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9728266B1 (en) | 2016-07-08 | 2017-08-08 | Micron Technology, Inc. | Memory device including multiple select gates and different bias conditions |
US9837403B1 (en) * | 2016-09-27 | 2017-12-05 | International Business Machines Corporation | Asymmetrical vertical transistor |
US10586765B2 (en) * | 2017-06-22 | 2020-03-10 | Tokyo Electron Limited | Buried power rails |
US10411017B2 (en) * | 2017-08-31 | 2019-09-10 | Micron Technology, Inc. | Multi-component conductive structures for semiconductor devices |
US10643906B2 (en) * | 2017-12-15 | 2020-05-05 | Micron Technology, Inc. | Methods of forming a transistor and methods of forming an array of memory cells |
US10381352B1 (en) * | 2018-05-04 | 2019-08-13 | Micron Technology, Inc. | Integrated assemblies which include carbon-doped oxide, and methods of forming integrated assemblies |
US11430895B2 (en) * | 2020-06-03 | 2022-08-30 | Micron Technology, Inc. | Transistors including oxide semiconductive materials, and related microelectronic devices, memory devices, electronic systems, and methods |
WO2023043504A1 (en) * | 2021-09-14 | 2023-03-23 | Sandisk Technologies Llc | Field effect transistors with gate fins and method of making the same |
US12015084B2 (en) | 2021-09-14 | 2024-06-18 | Sandisk Technologies Llc | Field effect transistors with gate fins and method of making the same |
US11967626B2 (en) | 2021-09-14 | 2024-04-23 | Sandisk Technologies Llc | Field effect transistors with gate fins and method of making the same |
Citations (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6593612B2 (en) | 2000-12-05 | 2003-07-15 | Infineon Technologies Ag | Structure and method for forming a body contact for vertical transistor cells |
US20060176726A1 (en) | 2004-08-27 | 2006-08-10 | Micron Technology, Inc. | Integrated DRAM-NVRAM multi-level memory |
US20070224753A1 (en) | 2004-08-30 | 2007-09-27 | Tang Sanh D | Vertical wrap-around-gate field-effect-transistor for high density, low voltage logic and memory array |
US7279742B2 (en) | 2003-12-30 | 2007-10-09 | Infineon Technologies Ag | Transistor structure with a curved channel, memory cell and memory cell array for DRAMs, and methods for fabricating a DRAM |
US20070262375A1 (en) | 2006-05-12 | 2007-11-15 | Werner Juengling | Non-planar transistor and techniques for fabricating the same |
US20090032866A1 (en) | 2007-07-31 | 2009-02-05 | Micron Technology, Inc. | Methods of fabricating dual fin structures and semiconductor device structures with dual fin structures |
US7491608B2 (en) | 2001-08-24 | 2009-02-17 | Micron Technology, Inc. | Vertical transistor with horizontal gate layers |
US20090256187A1 (en) * | 2008-04-10 | 2009-10-15 | Kyung Do Kim | Semiconductor device having vertical pillar transistors and method for manufacturing the same |
US20110298041A1 (en) * | 2010-06-02 | 2011-12-08 | Shing-Hwa Renn | Single-gate finfet and fabrication method thereof |
US20120061807A1 (en) | 2005-09-01 | 2012-03-15 | Micron Technology, Inc. | Pitch multiplied mask patterns for isolated features |
US20120104491A1 (en) * | 2010-11-01 | 2012-05-03 | Lars Heineck | Memory Cells, Arrays Of Memory Cells, And Methods Of Forming Memory Cells |
US20120126884A1 (en) | 2010-11-19 | 2012-05-24 | Micron Technology, Inc. | Double gated fin transistors and methods of fabricating and operating the same |
US8187934B2 (en) | 2005-07-26 | 2012-05-29 | Micron Technology, Inc. | Reverse construction memory cell |
US20120153379A1 (en) * | 2010-12-17 | 2012-06-21 | Samsung Electronics Co., Ltd. | Semiconductor devices with vertical channel transistors |
US8222140B2 (en) | 2009-12-23 | 2012-07-17 | Intel Corporation | Pitch division patterning techniques |
US20120238061A1 (en) * | 2010-08-31 | 2012-09-20 | Micron Technology, Inc. | Methods Of Forming Transistors, And Methods Of Forming Memory Arrays |
US8389360B2 (en) | 2004-08-30 | 2013-03-05 | Micron Technology, Inc. | DRAM layout with vertical FETs and method of formation |
US8461002B2 (en) | 2005-06-13 | 2013-06-11 | Micron Technology, Inc. | Vertical transistor, memory cell, device, system and method of forming same |
US8497541B2 (en) | 2010-03-10 | 2013-07-30 | Micron Technology, Inc. | Memory having buried digit lines and methods of making the same |
US8501559B2 (en) | 2010-03-02 | 2013-08-06 | Micron Technology, Inc. | Semiconductor cells, arrays, devices and systems having a buried conductive line and methods for forming the same |
US8530295B2 (en) | 2010-03-02 | 2013-09-10 | Micron Technology, Inc. | Floating body cell structures, devices including same, and methods for forming same |
US20130320433A1 (en) * | 2012-05-31 | 2013-12-05 | Heung-Jae Cho | Vertical channel transistor with self-aligned gate electrode and method for fabricating the same |
-
2014
- 2014-02-26 US US14/190,807 patent/US9773888B2/en active Active
Patent Citations (24)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6593612B2 (en) | 2000-12-05 | 2003-07-15 | Infineon Technologies Ag | Structure and method for forming a body contact for vertical transistor cells |
US7491608B2 (en) | 2001-08-24 | 2009-02-17 | Micron Technology, Inc. | Vertical transistor with horizontal gate layers |
US7279742B2 (en) | 2003-12-30 | 2007-10-09 | Infineon Technologies Ag | Transistor structure with a curved channel, memory cell and memory cell array for DRAMs, and methods for fabricating a DRAM |
US20060176726A1 (en) | 2004-08-27 | 2006-08-10 | Micron Technology, Inc. | Integrated DRAM-NVRAM multi-level memory |
US20070224753A1 (en) | 2004-08-30 | 2007-09-27 | Tang Sanh D | Vertical wrap-around-gate field-effect-transistor for high density, low voltage logic and memory array |
US8389360B2 (en) | 2004-08-30 | 2013-03-05 | Micron Technology, Inc. | DRAM layout with vertical FETs and method of formation |
US8461002B2 (en) | 2005-06-13 | 2013-06-11 | Micron Technology, Inc. | Vertical transistor, memory cell, device, system and method of forming same |
US8187934B2 (en) | 2005-07-26 | 2012-05-29 | Micron Technology, Inc. | Reverse construction memory cell |
US20120061807A1 (en) | 2005-09-01 | 2012-03-15 | Micron Technology, Inc. | Pitch multiplied mask patterns for isolated features |
US20070262375A1 (en) | 2006-05-12 | 2007-11-15 | Werner Juengling | Non-planar transistor and techniques for fabricating the same |
US20090032866A1 (en) | 2007-07-31 | 2009-02-05 | Micron Technology, Inc. | Methods of fabricating dual fin structures and semiconductor device structures with dual fin structures |
US20090256187A1 (en) * | 2008-04-10 | 2009-10-15 | Kyung Do Kim | Semiconductor device having vertical pillar transistors and method for manufacturing the same |
US8222140B2 (en) | 2009-12-23 | 2012-07-17 | Intel Corporation | Pitch division patterning techniques |
US20130309820A1 (en) | 2010-03-02 | 2013-11-21 | Micron Technology, Inc. | Floating Body Cell Structures, Devices Including Same, and Methods for Forming Same |
US8530295B2 (en) | 2010-03-02 | 2013-09-10 | Micron Technology, Inc. | Floating body cell structures, devices including same, and methods for forming same |
US8501559B2 (en) | 2010-03-02 | 2013-08-06 | Micron Technology, Inc. | Semiconductor cells, arrays, devices and systems having a buried conductive line and methods for forming the same |
US8497541B2 (en) | 2010-03-10 | 2013-07-30 | Micron Technology, Inc. | Memory having buried digit lines and methods of making the same |
US20110298041A1 (en) * | 2010-06-02 | 2011-12-08 | Shing-Hwa Renn | Single-gate finfet and fabrication method thereof |
US20120238061A1 (en) * | 2010-08-31 | 2012-09-20 | Micron Technology, Inc. | Methods Of Forming Transistors, And Methods Of Forming Memory Arrays |
US8409948B2 (en) | 2010-08-31 | 2013-04-02 | Micron Technology, Inc. | Methods of forming transistors, and methods of forming memory arrays |
US20120104491A1 (en) * | 2010-11-01 | 2012-05-03 | Lars Heineck | Memory Cells, Arrays Of Memory Cells, And Methods Of Forming Memory Cells |
US20120126884A1 (en) | 2010-11-19 | 2012-05-24 | Micron Technology, Inc. | Double gated fin transistors and methods of fabricating and operating the same |
US20120153379A1 (en) * | 2010-12-17 | 2012-06-21 | Samsung Electronics Co., Ltd. | Semiconductor devices with vertical channel transistors |
US20130320433A1 (en) * | 2012-05-31 | 2013-12-05 | Heung-Jae Cho | Vertical channel transistor with self-aligned gate electrode and method for fabricating the same |
Cited By (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10083877B1 (en) * | 2017-10-25 | 2018-09-25 | Sandisk Technologies Llc | Vertical field effect transistors including two-tier select gates and method of making the same |
US11437521B2 (en) | 2018-10-09 | 2022-09-06 | Micron Technology, Inc. | Methods of forming a semiconductor device |
US11515417B2 (en) | 2018-10-09 | 2022-11-29 | Micron Technology, Inc. | Transistors including heterogeneous channels |
US11973145B2 (en) | 2018-10-09 | 2024-04-30 | Micron Technology, Inc. | Devices including vertical transistors, and related methods |
US11139396B2 (en) | 2018-10-09 | 2021-10-05 | Micron Technology, Inc. | Devices including vertical transistors, and related methods |
US10998440B2 (en) | 2018-10-09 | 2021-05-04 | Micron Technology, Inc. | Device including a vertical transistor having a large band gap channel material and void spaces adjacent gate electrodes, and related methods and systems |
TWI768250B (en) * | 2018-10-09 | 2022-06-21 | 美商美光科技公司 | Elevationally-extending transistors, devices comprising elevationally-extending transistors, and methods of forming a device comprising elevationally-extending transistors |
US11476259B2 (en) | 2018-10-09 | 2022-10-18 | Micron Technology, Inc. | Memory devices including void spaces between transistor features, and related semiconductor devices and electronic systems |
US11398571B2 (en) | 2018-10-09 | 2022-07-26 | Micron Technology, Inc. | Devices and electronic systems including vertical transistors, and related methods |
US11152509B2 (en) | 2018-10-09 | 2021-10-19 | Micron Technology, Inc. | Elevationally-extending transistors, devices comprising elevationally-extending transistors, and methods of forming a device comprising elevationally-extending transistors |
US11088147B2 (en) | 2019-06-26 | 2021-08-10 | Micron Technology, Inc. | Apparatus with doped surfaces, and related methods with in situ doping |
US11636882B2 (en) | 2019-10-29 | 2023-04-25 | Micron Technology, Inc. | Integrated assemblies having shield lines between neighboring transistor active regions |
US11594644B2 (en) | 2019-11-13 | 2023-02-28 | Micron Technology, Inc. | Microelectronic devices including passivation materials, related electronic devices, and related methods |
US12002889B2 (en) | 2019-11-13 | 2024-06-04 | Micron Technology, Inc. | Devices including channel materials and passivation materials |
US11088142B2 (en) | 2019-12-26 | 2021-08-10 | Micron Technology, Inc. | Integrated assemblies having voids along regions of gates, and methods of forming conductive structures |
US11456299B2 (en) | 2019-12-26 | 2022-09-27 | Micron Technology, Inc. | Integrated assemblies having voids along regions of gates, and methods of forming conductive structures |
US11600535B2 (en) | 2020-05-06 | 2023-03-07 | Micron Technology, Inc. | Integrated assemblies having conductive material along three of four sides around active regions, and methods of forming integrated assemblies |
Also Published As
Publication number | Publication date |
---|---|
US20150243748A1 (en) | 2015-08-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9773888B2 (en) | Vertical access devices, semiconductor device structures, and related methods | |
US10347634B2 (en) | Apparatuses including buried digit lines | |
US7838925B2 (en) | Integrated circuit including a vertical transistor and method | |
US11139396B2 (en) | Devices including vertical transistors, and related methods | |
WO2023130883A1 (en) | Semiconductor structure and method for manufacturing same | |
US20060003526A1 (en) | Integrated circuit arrangement comprising a capacitor, and production method | |
KR20100042904A (en) | Semiconductor device with vertical gate and method for manufacturing the same | |
US10615165B1 (en) | Methods of forming integrated assemblies | |
US20210376164A1 (en) | Semiconducting metal oxide transistors having a patterned gate and methods for forming the same | |
US20190198505A1 (en) | Method for preparing a semiconductor memory structure | |
KR100757531B1 (en) | Integrated circuit arrangement comprising capacitors and preferably planar transistors, and production method | |
CN110137138B (en) | Memory structure, forming method thereof and circuit of memory structure | |
US9570447B2 (en) | Semiconductor device and production method therefor | |
JPH05190795A (en) | Memory cell array | |
US20210202491A1 (en) | Microelectronic devices and memory devices | |
US5536673A (en) | Method for making dynamic random access memory (DRAM) cells having large capacitor electrode plates for increased capacitance | |
US10608086B2 (en) | Semiconductor structure with diffusion barrier region and manufacturing method thereof | |
US20240038904A1 (en) | Apparatuses including capacitors including multiple dielectric materials | |
US20140353745A1 (en) | Semiconductor device having vertical channel | |
KR20230003169A (en) | Integrated assembly having conductive material along three of the four sides around the active area, and method of forming the integrated assembly | |
JP4410499B2 (en) | Semiconductor device and manufacturing method thereof | |
US11393828B2 (en) | Electronic devices comprising digit line contacts and related systems and methods | |
TWI785706B (en) | Semiconductor devices | |
TWI785508B (en) | Integrated circuit device | |
US20240023325A1 (en) | Semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: MICRON TECHNOLOGY, INC., IDAHO Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:PULUGURTHA, SRINIVAS;LIU, HAITAO;TANG, SANH D.;AND OTHERS;SIGNING DATES FROM 20140227 TO 20140320;REEL/FRAME:032501/0173 |
|
AS | Assignment |
Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT, CALIFORNIA Free format text: SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038669/0001 Effective date: 20160426 Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGEN Free format text: SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038669/0001 Effective date: 20160426 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT, MARYLAND Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038954/0001 Effective date: 20160426 Owner name: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038954/0001 Effective date: 20160426 |
|
AS | Assignment |
Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT, CALIFORNIA Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:043079/0001 Effective date: 20160426 Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGEN Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:043079/0001 Effective date: 20160426 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN) |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
CC | Certificate of correction | ||
AS | Assignment |
Owner name: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT, ILLINOIS Free format text: SECURITY INTEREST;ASSIGNORS:MICRON TECHNOLOGY, INC.;MICRON SEMICONDUCTOR PRODUCTS, INC.;REEL/FRAME:047540/0001 Effective date: 20180703 Owner name: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT, IL Free format text: SECURITY INTEREST;ASSIGNORS:MICRON TECHNOLOGY, INC.;MICRON SEMICONDUCTOR PRODUCTS, INC.;REEL/FRAME:047540/0001 Effective date: 20180703 |
|
AS | Assignment |
Owner name: MICRON TECHNOLOGY, INC., IDAHO Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT;REEL/FRAME:047243/0001 Effective date: 20180629 |
|
AS | Assignment |
Owner name: MICRON TECHNOLOGY, INC., IDAHO Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT;REEL/FRAME:050937/0001 Effective date: 20190731 |
|
AS | Assignment |
Owner name: MICRON TECHNOLOGY, INC., IDAHO Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:051028/0001 Effective date: 20190731 Owner name: MICRON SEMICONDUCTOR PRODUCTS, INC., IDAHO Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:051028/0001 Effective date: 20190731 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |