US9520840B2 - Current limiter - Google Patents

Current limiter Download PDF

Info

Publication number
US9520840B2
US9520840B2 US14/597,940 US201514597940A US9520840B2 US 9520840 B2 US9520840 B2 US 9520840B2 US 201514597940 A US201514597940 A US 201514597940A US 9520840 B2 US9520840 B2 US 9520840B2
Authority
US
United States
Prior art keywords
ocd
ocp
event
block
current
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
US14/597,940
Other languages
English (en)
Other versions
US20160211811A1 (en
Inventor
Mattheus Johan KOERTS
Fred Mostert
Fre Jorrit Jorritsma
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NXP BV
Original Assignee
NXP BV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NXP BV filed Critical NXP BV
Priority to US14/597,940 priority Critical patent/US9520840B2/en
Assigned to NXP B.V. reassignment NXP B.V. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: KOERTS, MATTHEUS JOHAN, Mostert, Fred, JORRITSMA, FRE JORRIT
Priority to EP16151354.4A priority patent/EP3054591A3/de
Publication of US20160211811A1 publication Critical patent/US20160211811A1/en
Application granted granted Critical
Publication of US9520840B2 publication Critical patent/US9520840B2/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
    • H03F1/52—Circuit arrangements for protecting such amplifiers
    • H03F1/523—Circuit arrangements for protecting such amplifiers for amplifiers using field-effect devices
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
    • H03F1/52—Circuit arrangements for protecting such amplifiers
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/181—Low-frequency amplifiers, e.g. audio preamplifiers
    • H03F3/183—Low-frequency amplifiers, e.g. audio preamplifiers with semiconductor devices only
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/20—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers
    • H03F3/21—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers with semiconductor devices only
    • H03F3/211—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers with semiconductor devices only using a combination of several amplifiers
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/20—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers
    • H03F3/21—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers with semiconductor devices only
    • H03F3/217—Class D power amplifiers; Switching amplifiers
    • H03F3/2171—Class D power amplifiers; Switching amplifiers with field-effect devices
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/20—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers
    • H03F3/21—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers with semiconductor devices only
    • H03F3/217—Class D power amplifiers; Switching amplifiers
    • H03F3/2173—Class D power amplifiers; Switching amplifiers of the bridge type
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F2200/00—Indexing scheme relating to amplifiers
    • H03F2200/03—Indexing scheme relating to amplifiers the amplifier being designed for audio applications
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F2200/00—Indexing scheme relating to amplifiers
    • H03F2200/351—Pulse width modulation being used in an amplifying circuit
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
    • H03F2203/20—Indexing scheme relating to power amplifiers, e.g. Class B amplifiers, Class C amplifiers
    • H03F2203/21—Indexing scheme relating to power amplifiers, e.g. Class B amplifiers, Class C amplifiers with semiconductor devices only
    • H03F2203/211—Indexing scheme relating to power amplifiers, e.g. Class B amplifiers, Class C amplifiers with semiconductor devices only using a combination of several amplifiers
    • H03F2203/21139—An impedance adaptation circuit being added at the output of a power amplifier stage

Definitions

  • Various embodiments disclosed herein relate generally to current limiters, for example, current limiters for Class D amplifiers.
  • Various embodiments relate to a current limiter for a class D amplifier, the current limiter comprising: an over-current protection (OCP) block coupled to both a first side and a second side of the class D amplifier, wherein the OCP block further comprises: a plurality of over-current detecting (OCD) inputs; a plurality of OCP count blocks coupled to the plurality of OCD inputs; an OCP minimum position block coupled to the plurality of OCP count blocks; and a plurality of comparators coupled to the OCP minimum position block and configured to receive a plurality of running event position signals.
  • OCP over-current protection
  • OCD over-current detecting
  • At least one OCD input of the plurality of OCD inputs further comprises a spike filter, wherein at least one spike filter is coupled between a respective OCD input and a respective OCP count block.
  • At least one OCP count block of the plurality of OCP count blocks may be configured to measure an OCD event position.
  • At least one OCP count block of the plurality of OCP count blocks may be configured to store the measured OCD event position.
  • the OCP minimum position block may be configured to select an OCD event position from the plurality of OCP count blocks.
  • the OCP minimum position block may be configured to select the most stringent OCD event position.
  • At least one comparator of the plurality of comparators may be configured to compare a selected OCD event position from the OCP minimum position block with a particular running event position.
  • At least one comparator of the plurality of comparators may be configured to generate an invert signal that flags which output of a respective block in the class D amplifier needs to be inverted.
  • various embodiments relate to a method of limiting currents for a class D amplifier, the method comprising: detecting an over-current event; storing a position of the over-current event as an OCD position; comparing the stored OCD position to a PWM carrier position; and inverting a PWM signal when the PWM carrier position is equal to the stored OCD position. Further, various embodiments relate to measuring a plurality of OCD positions.
  • Additional embodiments relate to comparing the plurality of measured OCD positions to a threshold; and selecting a most stringent OCD position from the plurality of measured OCD positions.
  • Other embodiments relate to measuring the plurality of OCD positions with a sample and hold technique.
  • Some embodiments relate to using a spike filter on input data before detecting the over-current event.
  • Various embodiments relate to comparing a duty cycle to a predetermined threshold and determining, when the duty cycle exceeds the predetermined threshold, that a short circuit is present.
  • FIG. 1 illustrates a Class D amplifier
  • FIG. 2 illustrates a current limiter with the Class D amplifier of FIG. 1 ;
  • FIG. 3 illustrates details of the current limiter of FIG. 2 .
  • FIG. 4 illustrates compensation for circulating currents.
  • FIG. 5 illustrates compensation for falling out of modulation.
  • FIG. 6 illustrates a chart for generation of the ocp_count signals.
  • FIG. 7 illustrates timing for the ocd_event_position.
  • FIG. 8 illustrates a powerstage control technique
  • FIG. 9 illustrates a state machine
  • FIG. 1 illustrates a Class D amplifier 100 .
  • Class D amplifier 100 may include a positive output driver 110 and a negative output driver 120 .
  • Each output driver 110 / 120 may comprise two Pulse Width Modulators (PWMs) and two output stages.
  • PWMs Pulse Width Modulators
  • Each output driver 110 / 120 may be implemented on an Integrated Circuit (IC).
  • IC Integrated Circuit
  • Respective inductors and capacitors may couple each output driver 110 / 120 to a load.
  • the inductors, capacitors, and load are external to the IC.
  • a Class D amplifier is an electronic amplifier, it may also be configured to function as a switch. Thus, amplifiers like Class D amplifier 100 are also known as switching amplifiers.
  • Class D amplifier 100 When applied to a loudspeaker, Class D amplifier 100 may have two of its four output stages connected to a positive terminal of the loudspeaker. The remaining two output stages may be connected to the negative terminal of the loudspeaker. In this configuration, an increase in an audio signal will increase the duty cycle in the output stages coupled to the positive terminal of the loudspeaker, while decreasing the duty cycle in the output stages coupled to the negative terminal of the loudspeaker.
  • Class-D amplifier 100 may operate in at least four different modulation schemes. In two of these schemes, interleaving may occur. Current limiting may be necessary to prevent excessive output currents from flowing out of Class-D amplifier 100 . However, as described below, current limiting may have two drawbacks.
  • limiting the output current from Class-D amplifier 100 may cause it to “fall out of modulation scheme.” If individual outputs from Class-D amplifier 100 are subjected to current limiting, the phase relation between the outputs may be distortion. Such distortion is especially likely if each output is independently subject to current limiting.
  • limiting the output current from Class-D amplifier 100 may create a circulating current for interleaved modulation schemes. Limiting one phase of an interleaved output may generate a voltage difference relative to another phase. This voltage difference may create a circulating current that further distorts operation of Class-D amplifier 100 .
  • FIG. 2 illustrates a current limiter 200 with Class D amplifier 100 .
  • Current limiter 200 may apply control signals to both output drivers 110 / 120 of the class D amplifier 100 .
  • the OCP block 130 may produce four control signals for each output driver 110 / 120 .
  • Current limiter 200 may provide over-current protection (OCP) for Class D amplifier 100 .
  • OCP over-current protection
  • OCP block 130 may apply the four control signals to two power stage control blocks 140 within each output driver 110 / 120 .
  • OCP block 130 may also receive four OCD signals from four respective amplifiers 150 within each output driver 110 / 120 . In this way, as described in further detail below, OCP block 130 may both detect an over-current condition and control inversion of signals within each output driver 110 / 120 .
  • FIG. 3 illustrates further details of current limiter 200 .
  • Current limiter 200 may include a plurality of over-current detecting (OCD) inputs 210 , a plurality of spike filters 220 , a plurality of OCP count blocks 230 , OCP minimum position block 240 , and a plurality of comparators 250 .
  • OCD over-current detecting
  • the OCD inputs 210 receive PWM signals from both output drivers 110 / 120 of the class D amplifier 100 .
  • the OCD inputs 210 may detect PWM signals that could potentially damage either the Integrated Circuit (IC) or the load.
  • Each OCD input 210 may be coupled to a respective spike filter 220 .
  • the spike filter 220 may operate upon a raw input signal, producing an output that can be used more accurately by the plurality of OCP count blocks 230 .
  • the spike filter 220 may remove unwanted transients, thereby providing data to the plurality of OCP count blocks 220 that can be measured in a more precise manner.
  • Each OCP count block 230 may be coupled to a filtered version through each spike filter 220 of each respective OCD input 210 .
  • the OCP count blocks 230 are able to measure a position of an OCD event and store the OCD event position.
  • each OCP count block 230 may have three functions: to count a PWM carrier position, to sample and hold the counted PWM carrier position at a corresponding OCD event, and to hold this position for the next two PWM carrier edges. The position may be held for both positive and negative PWM carrier edges.
  • the OCP minimum position block 240 is coupled to all of the OCP count blocks 230 , enabling it to compare the stored OCD event positions. OCP minimum position block 240 may then select the most stringent of the stored OCD event positions for subsequent processing.
  • Each comparator 250 may be coupled to the OCP minimum position block 240 . Thus, each comparator 250 compares a running event position to the OCD event position selected by the OCP minimum position block 240 . Based upon these comparisons, each comparator 250 will flag whether the output signal needs to be inverted.
  • Each output of comparator 250 may be respectively applied to output drivers 110 / 120 of Class D amplifier 100 .
  • these outputs may be applied in a powerstage control block to PWM output signals.
  • application of control signals for inversion of the PWM output signals may detect clipping of the PWM output signals, control the depth of the modulation when in 100% modulation, or make a minimum output pulse when not in 100% modulation.
  • the control signals may invert some of the PWM output signals according to a state machine implementation.
  • FIG. 4 illustrates compensation for circulating currents.
  • Circulating currents may occur for interleaved modulation schemes.
  • both outputs (outp1 and outp2) need to react to an over-current event in such a way that they deliver the same amount of energy to the load within each PWM-period, wherein the period is proportional to the frequency of the PWM carrier signal.
  • the duty cycles of outp1 and outp2 should be substantially equal.
  • the duty cycles for outm1 and outm2 should be substantially equal.
  • a circuit (powerstage_control) that modifies the PWM carrier signal is placed between the PWM and the output stage. Input and output signals of this powerstage_control circuit are depicted during an excessive current event from the excessive current comparator for outp1.
  • the pwm_in_p1/2 signals from the PWM have a particular duty cycles that are related to output voltages of the amplifier.
  • the ocd_hs_p1 signal from the excessive current comparator of outp1 is activated.
  • the powerstage_control circuit then inverts pwm_out_p1 to limit the output current. As a consequence, the pulse width of pwm_out_p1 is now smaller than pwm_in_p1.
  • the pulse width of pwm_out_p2 is made substantially equal to the pulse width of pwm_out_p1.
  • pwm_in_p1 and pwm_in_p2 are not substantially identical because they are made by independent PWMs. As a result of this adjustment, the circulating currents may be substantially eliminated.
  • FIG. 5 illustrates compensation for falling out of modulation.
  • Compensation for circulating currents can be extended to all output phases. In a four phase embodiment, such compensation would apply to the p1, p2, m1, and m2 outputs. In addition to working for interleaved 1 & 2 modulation schemes, such compensation may also be applicable to AD and BD modulation schemes. Interleaving 1 modulation schemes involve carrier phases that alternate between 0 and 180 degrees. Outp1 and outp2 may be 0 degrees, while outm1 and outm2 may be 180 degrees. Interleaving 2 modulation schemes have the carriers of outm1 and outm2 shifted 90 degrees compared to outp1 and outp2, resulting in carrier phases spaced at quadrants of 0, 90, 180, and 270 degrees.
  • outp1 and outp2 are substantially equal.
  • Outm1 and outm2 are shifted 180 degrees compared to outp1 and outp2.
  • all outputs have the same phase.
  • the duty cycles of outp1 and oup2 may be 66% while the duty cycles of outm1 and outm2 may be 33%.
  • the load may have a positive output voltage.
  • FIG. 6 illustrates a chart 600 for generation of the ocp_count signals.
  • the ocp_count block may have multiple functions, such as counting the pwm_carrier position, sampling and holding the counted position when an excessive current event occurs, and continuing to hold the position for the next two PWM carrier edges.
  • the carrier edges may be either positive or negative.
  • Each output (outp1, outp2, outm1, and outm2) may have a respective own ocp_count block.
  • phase (pwm_carrier, phase 0) gets the detection signal from the sensor at the time 620 , marked with the first dashed line.
  • the value of a counter, starting at the rising edge of the pwm-carrier, is stored by a sample and hold technique. This is the ocd_event_position 620 .
  • the output signal should be inverted. After enough time has elapsed to reach time 630 the running_event_position 610 becomes larger than the stored ocd_event_position 620 . Thus, this output should also be inverted.
  • FIG. 7 illustrates timing for the ocd_event_position 620 .
  • the ocd_event_position 620 may be stored for more than one cycle of the pwm_carrier. However, storing it for more than three cycles may have diminishing returns. Thus, the ocd_event_position 620 may be stored for two of the pwm-carrier edges after an ocd-event.
  • FIG. 8 illustrates a powerstage control technique
  • the powerstage_control block may be located between the PWM and the power stage.
  • the ocp block may send eight invert_xx_xx signals, which in one example embodiment includes the eight invert_xx_xx signals shown in FIG. 2 , to four powerstage_control blocks.
  • Each powerstage_control block may have at least four functions: detect clipping of the outputs, control the modulation depth, make a minimum output pulse when not in 100% modulation, and selectively invert the PWM signals based on invert_xx_xx signals. These functions may be implemented in a state machine, which controls the pwm-signal to the power stage.
  • FIG. 9 illustrates a state machine
  • the state machine runs through the inner six states as controlled by the pwm_in signal. These six states ensure that the pwm_out signal switches once per pwm-period. This maintains a minimum pulse width. The minimum pulse width may ensure that the output switching frequency remains fixed.
  • the over current inversion function involves the four states located on the outer circle. For every state where the high side transistor of the power stage is on (pwm_out is high), a transition can be made to an over-current state. This transition is initiated by the invert_hs signal coming from the OCP block.
  • the invert_ls signal may perform an analogous function for the low side.
  • the powerstage_control may invert the PWM signal and also activate the ilim signal. At the end of the PWM period, the inverted PWM signal transitions in the minimum pulse of the next PWM-period. When the duty cycle of the ilim signal is larger than a predefined threshold, a short circuit at the output may be present.
  • processor will be understood to encompass a variety of devices such as microprocessors, field-programmable gate arrays (FPGAs), application-specific integrated circuits (ASICs), and other similar processing and computing devices.
  • FPGAs field-programmable gate arrays
  • ASICs application-specific integrated circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Multimedia (AREA)
  • Amplifiers (AREA)
  • Tone Control, Compression And Expansion, Limiting Amplitude (AREA)
US14/597,940 2015-01-15 2015-01-15 Current limiter Expired - Fee Related US9520840B2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US14/597,940 US9520840B2 (en) 2015-01-15 2015-01-15 Current limiter
EP16151354.4A EP3054591A3 (de) 2015-01-15 2016-01-14 Strombegrenzer

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US14/597,940 US9520840B2 (en) 2015-01-15 2015-01-15 Current limiter

Publications (2)

Publication Number Publication Date
US20160211811A1 US20160211811A1 (en) 2016-07-21
US9520840B2 true US9520840B2 (en) 2016-12-13

Family

ID=55129788

Family Applications (1)

Application Number Title Priority Date Filing Date
US14/597,940 Expired - Fee Related US9520840B2 (en) 2015-01-15 2015-01-15 Current limiter

Country Status (2)

Country Link
US (1) US9520840B2 (de)
EP (1) EP3054591A3 (de)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
IT202200014167A1 (it) * 2022-07-05 2024-01-05 St Microelectronics Srl Disposizione circuitale di stadio di potenza a commutazione con protezione cycle-by-cycle contro le sovracorrenti e corrispondenti procedimento di commutazione

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2005109631A1 (en) 2004-05-10 2005-11-17 Koninklijke Philips Electronics N.V. Overcurrent limiting method and device
US20060262473A1 (en) 2005-05-18 2006-11-23 Texas Instruments Incorporated Output current control and overload protection in digital audio amplifiers
US7649414B2 (en) * 2006-08-10 2010-01-19 Texas Instruments Incorporated Methods and apparatus to reduce substrate voltage bounces and spike voltages in switching amplifiers
US20100109773A1 (en) 2008-10-20 2010-05-06 Rohm Co., Ltd. Class-D Amplifier
EP2387149A1 (de) 2010-04-29 2011-11-16 Dialog Semiconductor GmbH Überstromschutz für einen Klasse-D-Audioverstärker
US20120014025A1 (en) 2010-07-14 2012-01-19 Renesas Electronics Corporation Overcurrent protection circuit and semiconductor device
US20130285745A1 (en) 2012-04-27 2013-10-31 Nxp B.V. Pop-noise reduction

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5973569A (en) * 1998-02-25 1999-10-26 National Semiconductor Corporation Short-circuit protection and over-current modulation to maximize audio amplifier output power

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2005109631A1 (en) 2004-05-10 2005-11-17 Koninklijke Philips Electronics N.V. Overcurrent limiting method and device
US20060262473A1 (en) 2005-05-18 2006-11-23 Texas Instruments Incorporated Output current control and overload protection in digital audio amplifiers
US7649414B2 (en) * 2006-08-10 2010-01-19 Texas Instruments Incorporated Methods and apparatus to reduce substrate voltage bounces and spike voltages in switching amplifiers
US20100109773A1 (en) 2008-10-20 2010-05-06 Rohm Co., Ltd. Class-D Amplifier
EP2387149A1 (de) 2010-04-29 2011-11-16 Dialog Semiconductor GmbH Überstromschutz für einen Klasse-D-Audioverstärker
US20120014025A1 (en) 2010-07-14 2012-01-19 Renesas Electronics Corporation Overcurrent protection circuit and semiconductor device
US20130285745A1 (en) 2012-04-27 2013-10-31 Nxp B.V. Pop-noise reduction

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
Partial Extended European Search Report for Patent Appln. No. 16151354.4 (Jun. 23, 2016).

Also Published As

Publication number Publication date
US20160211811A1 (en) 2016-07-21
EP3054591A3 (de) 2017-01-11
EP3054591A2 (de) 2016-08-10

Similar Documents

Publication Publication Date Title
JP5377578B2 (ja) 高効率オーディオ増幅器システム
US8482265B2 (en) Current balance circuit utilizing multiplexers and triangular wave generators
US20120230076A1 (en) Voltage balancing
US10601614B1 (en) Methods, apparatus, and systems to increase common-mode transient immunity in isolation devices
US8947148B2 (en) Hybrid analog/digital point-of-load controller
CN102047128B (zh) 使用分流电阻器的换流器电流测量
US9461589B2 (en) Asymmetric H-bridge in a class D power amplifier
US20180241363A1 (en) Class-d amplifier
US9448265B2 (en) Apparatus and method for detecting output phase deficiency in inverter
US9106248B1 (en) Analog to digital converter
TW201602606A (zh) 感測器裝置
US8872561B2 (en) Systems and methods for edge control based on detecting current direction in a switched output stage
US10361570B2 (en) Charging/discharging control circuit and battery apparatus including voltage or current detection for secondary batteries
US9520840B2 (en) Current limiter
EP3966656A1 (de) Verfahren, vorrichtung und systeme für fehlertoleranten diodenemulationsmodus eines transistors
US9312755B2 (en) Charge pump power savings
EP3734823A1 (de) Verfahren und vorrichtung zur unterdrückung der magnetischen vorspannung
US9654068B2 (en) Quaternary/ternary modulation selecting circuit and associated method
US20160336778A1 (en) Apparatus for performing multi-loop power control in an electronic device with aid of analog compensation and duty cycle selection, and associated method
US9075100B2 (en) Method, device and circuitry for detecting a failure on a differential bus
US9780703B2 (en) Power supply for multiphase motor providing recirculation compensation features and related methods
JP5980133B2 (ja) ゼロクロス検出装置
CN103729008A (zh) 宽电流范围交流恒流源补偿型控制策略
US9595898B1 (en) Device for controlling motor driving
WO2017121313A1 (zh) 电压转换器故障处理方法及电压转换器

Legal Events

Date Code Title Description
AS Assignment

Owner name: NXP B.V., NETHERLANDS

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KOERTS, MATTHEUS JOHAN;MOSTERT, FRED;JORRITSMA, FRE JORRIT;SIGNING DATES FROM 20150108 TO 20150113;REEL/FRAME:034729/0982

STCF Information on status: patent grant

Free format text: PATENTED CASE

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 4

FEPP Fee payment procedure

Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

LAPS Lapse for failure to pay maintenance fees

Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20241213