US9419657B1 - Hybrid I/Q and polar transmitter - Google Patents
Hybrid I/Q and polar transmitter Download PDFInfo
- Publication number
- US9419657B1 US9419657B1 US14/861,005 US201514861005A US9419657B1 US 9419657 B1 US9419657 B1 US 9419657B1 US 201514861005 A US201514861005 A US 201514861005A US 9419657 B1 US9419657 B1 US 9419657B1
- Authority
- US
- United States
- Prior art keywords
- circuit
- phase
- transmitter
- data
- derived data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000013461 design Methods 0.000 claims abstract description 32
- 238000009795 derivation Methods 0.000 claims abstract description 31
- 238000010586 diagram Methods 0.000 claims description 33
- 238000000034 method Methods 0.000 claims description 29
- 238000012937 correction Methods 0.000 claims description 21
- 230000009466 transformation Effects 0.000 claims description 15
- 230000008569 process Effects 0.000 claims description 8
- 238000012545 processing Methods 0.000 claims description 7
- 230000003111 delayed effect Effects 0.000 description 11
- 230000006870 function Effects 0.000 description 8
- 229920005994 diacetyl cellulose Polymers 0.000 description 7
- 238000004891 communication Methods 0.000 description 6
- 238000013139 quantization Methods 0.000 description 6
- 238000006243 chemical reaction Methods 0.000 description 3
- 238000012986 modification Methods 0.000 description 3
- 230000004048 modification Effects 0.000 description 3
- 238000007792 addition Methods 0.000 description 2
- 238000013459 approach Methods 0.000 description 2
- 230000000712 assembly Effects 0.000 description 2
- 238000000429 assembly Methods 0.000 description 2
- 230000001413 cellular effect Effects 0.000 description 2
- 230000004075 alteration Effects 0.000 description 1
- 230000001934 delay Effects 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
- H04B1/02—Transmitters
- H04B1/04—Circuits
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L27/00—Modulated-carrier systems
- H04L27/18—Phase-modulated carrier systems, i.e. using phase-shift keying
- H04L27/20—Modulator circuits; Transmitter circuits
- H04L27/2032—Modulator circuits; Transmitter circuits for discrete phase modulation, e.g. in which the phase of the carrier is modulated in a nominally instantaneous manner
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/66—Digital/analogue converters
- H03M1/74—Simultaneous conversion
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
- H04B1/02—Transmitters
- H04B1/04—Circuits
- H04B1/0475—Circuits with means for limiting noise, interference or distortion
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
- H04B1/02—Transmitters
- H04B1/04—Circuits
- H04B1/0483—Transmitters with multiple parallel paths
Definitions
- the present disclosure relates to I-Q transmitters and, in particular to an apparatus and a method for reducing a resolution of digital to analog converters (DAC) in I-Q transmitters.
- DAC digital to analog converters
- I-Q up conversion is one of the architecture of choice for implementing transmitter signal chains for end applications such as cellular, WiMAX, and wireless point-to-point. It provides a convenient method for modulating data bits or symbols onto an RF carrier.
- an input data comprises an in-phase component and a quadrature component.
- the I-Q transmitter comprises a DAC, for example an RFDAC that convert the in-phase and the quadrature components to a pair of I and Q output signals.
- RFDACs directly convert a digital baseband signal into an RF output signal, by using a building block which combines digital-to-analog conversion and up conversion mixing.
- High-performance digital-to-analog converters with high resolution can provide the flexibility needed to support multiple frequency bands and multiple standards in modern wireless communication transmitters. For cellular applications such as WCDMA or LTE, the required resolution of DACs is typically in the range of 15 bits. However, the high resolution DACs leads to higher power dissipation.
- FIG. 1 depicts a simplified block diagram of a hybrid polar I-Q transmitter 100 , according to one embodiment of the disclosure.
- FIG. 2 depicts an I-Q constellation diagram 200 , according to one embodiment of the disclosure.
- FIG. 3 depicts an example implementation of a hybrid polar I-Q transmitter 300 , according to one embodiment of the disclosure.
- FIG. 4 depicts an example implementation of an I-Q derivation circuit 400 , according to one embodiment of the disclosure.
- FIG. 5 shows a flowchart of a method 500 for a hybrid polar I-Q transmitter, according to one embodiment of the disclosure.
- a hybrid polar I-Q transmitter comprises an I-Q derivation circuit configured to receive a first and second I-Q data components comprising a first I-Q data pair, generate a first and second I-Q derived data components comprising a second I-Q data pair, respectively, based thereon, by utilizing a resolution information of a digital-to-analog converter (DAC) and a design criteria.
- the I-Q derivation circuit is further configured to determine a residual angle corresponding to a phase angle difference between the first I-Q pair and the second I-Q pair.
- Each I-Q data pair corresponds to a point in an I-Q constellation diagram and the first I-Q data pair defines a first phasor having a first radius and a first phase angle associated therewith and the second I-Q data pair defines a second phasor having a second radius and a second phase angle associated therewith.
- the hybrid polar I-Q transmitter further comprises a modulation circuit configured to compensate the determined residual angle corresponding to the phase angle difference between the first I-Q pair and the second I-Q pair in the I-Q derivation circuit.
- a hybrid polar I-Q transmitter comprises a co-ordinate transformation circuit configured to receive a first and second I-Q data component comprising a first I-Q data pair and generate a first and second I-Q derived data components comprising a second I-Q data pair, respectively, based thereon.
- Each I-Q data pair corresponds to a point in an I-Q constellation diagram and generating the first and second I-Q derived data components comprises choosing a point corresponding to the second I-Q pair from a predefined set of points in the I-Q constellation diagram based on a design criteria.
- the first I-Q data pair defines a first phasor having a first radius and a first phase angle associated therewith and the second I-Q data pair defines a second phasor having a second radius and a second phase angle associated therewith.
- the hybrid polar I-Q transmitter further comprises a residual angle computation circuit configured to determine a phase angle difference between the first phasor and the second phasor and a synthesizer circuit configured to generate a phase compensated local oscillator (LO) signal comprising an LO signal with a correction phase added thereto, wherein the correction phase corresponds to the determined phase angle difference in the residual angle computation circuit.
- LO local oscillator
- a method for a hybrid polar I-Q transmitter comprises receiving first and second I-Q data components comprising a first I-Q data pair and generating a first and second I-Q derived data components comprising a second I-Q data pair, respectively, based thereon, using a co-ordinate transformation circuit.
- Each I-Q data pair corresponds to a point in an I-Q constellation diagram and the first I-Q data pair defines a first phasor having a first radius and a first phase angle associated therewith, and the second I-Q data pair defines a second phasor having a second radius and a second phase angle associated therewith.
- the method further comprises determining a phase angle difference between the first phasor and the second phasor using a residual angle computation circuit and generating a phase compensated local oscillator (LO) signal comprising an LO signal with a correction phase added thereto using a synthesizer circuit, wherein the correction phase corresponds to the determined phase angle difference in the residual angle computation circuit.
- the method comprises up-converting a processed first and second I-Q derived data components using a mixer circuit based on the phase compensated LO signal.
- modules are intended to refer to a computer-related entity, hardware, software (e.g., in execution), and/or firmware.
- a circuit or similar term can be a processor, a process running on a processor, a controller, an object, an executable program, a storage device, and/or a computer with a processing device.
- an application running on a server and the server can also be a circuit.
- One or more circuits can reside within a process, and a circuit can be localized on one computer and/or distributed between two or more computers.
- a set of elements or a set of other circuits can be described herein, in which the term “set” can be interpreted as “one or more.”
- a circuit or similar term can be an apparatus with specific functionality provided by mechanical parts operated by electric or electronic circuitry, in which the electric or electronic circuitry can be operated by a software application or a firmware application executed by one or more processors.
- the one or more processors can be internal or external to the apparatus and can execute at least a part of the software or firmware application.
- a circuit can be an apparatus that provides specific functionality through electronic components without mechanical parts; the electronic components can include one or more processors therein to execute software and/or firmware that confer(s), at least in part, the functionality of the electronic components.
- high-performance digital-to-analog converters with high resolution can provide the flexibility needed to support multiple frequency bands and multiple standards in modern wireless communication transmitters.
- a typical I-Q transmitter a single data signal is split into an in-phase component I and a quadrature component Q.
- the in-phase component I and a quadrature component Q have an infinitesimal resolution which in practice can be accomplished by increasing a word length of the signal.
- high resolution DACs are required. DACs have quantization error associated therewith which can be modelled as a quantization noise. The quantization noise greatly reduces with an increase in DAC resolution.
- High resolution DACs consume higher power and also have increased area requirements.
- an architecture and a method to reduce DAC resolution in I-Q transmitters is proposed.
- an architecture of a hybrid polar I-Q transmitter that supports high data rates and lower noise floor using a lower resolution DAC is presented.
- FIG. 1 depicts a simplified block diagram of a hybrid polar I-Q transmitter 100 , according to one embodiment of the disclosure.
- the hybrid polar I-Q transmitter 100 is included in the transmit path of a transceiver in wireless communication systems.
- the hybrid polar I-Q transmitter 100 comprises an I-Q derivation circuit 102 , a modulation circuit 104 and an antenna port 105 .
- the modulation circuit 104 can be a part of radio frequency (RF) front end of the hybrid polar I-Q transmitter 100 .
- RF radio frequency
- the I-Q derivation circuit 102 is configured to receive a first I-Q data component I 108 a at a first input 107 and a second I-Q data component Q 108 b at a second input 109 and generate a first I-Q derived data component Ix 110 a and a second I-Q derived data component Qx 110 b .
- the first I-Q derived data component Ix 110 a and the second I-Q derived data component Qx 110 b are generated based on information of a resolution of a digital to analog converter (DAC) in a signal path of the first and the second I-Q derived data components and a design criteria.
- DAC digital to analog converter
- the hybrid polar I-Q transmitter 100 comprises a memory circuit 103 coupled to the I-Q derivation circuit 102 configured to store the instructions to implement the design criteria.
- the first and second I-Q data components I 108 a and Q 108 b comprise a first I-Q data pair (I,Q)
- the first and second I-Q derived data components Ix 110 a and Qx 110 b comprise a second I-Q data pair (I x ,Q x ).
- each of the first and the second I-Q data pairs corresponds to a point respectively, in an I-Q constellation diagram and the first I-Q data pair (I,Q) defines a first phasor having a first radius and a first phase angle associated therewith, and the second I-Q data pair (I x ,Q x ) defines a second phasor having a second radius and a second phase angle associated therewith.
- the I-Q derivation circuit 102 is further configured to determine a residual angle ⁇ 114 corresponding to a phase angle difference between the first I-Q data pair (I,Q) and the second I-Q data pair (I x ,Q x ).
- the hybrid polar I-Q transmitter 100 further comprises a first signal path 111 , a second signal path 112 and a residual angle path 113 configured to convey the first I-Q derived data component Ix 110 a , the second I-Q derived data component Qx 110 b and the residual angle ⁇ 114 respectively to the modulation circuit 104 .
- the hybrid polar I-Q transmitter 100 comprises a time delay control circuit (not shown) configured to maintain precision timing alignment between signals in the residual angle path 113 and the first and the second signal paths 111 and 112 respectively.
- the modulation circuit 104 is located downstream of the I-Q derivation circuit and is configured to up convert the first I-Q derived data component Ix 110 a and the second I-Q derived data component Qx 110 b based on phase compensated local oscillator signals and convey it to an antenna 106 via the antenna port 105 .
- the modulation circuit 104 comprises a synthesizer circuit (not shown) configured to generate the phase compensated LO signals in order to compensate the first I-Q derived data component Ix 110 a and the second I-Q derived data component Qx 110 b , using the determined phase angle difference, for example, the residual angle ⁇ 114 in the I-Q derivation circuit 102 , thereby generating the compensated output signal 116 .
- the compensated output signal 116 is at RF frequency.
- the modulation circuit 104 comprises a DAC, the resolution information of which is used in generating the first I-Q derived data component Ix 110 a and the second I-Q derived data component Qx 110 b in the I-Q derivation circuit. Further, in some embodiments, the modulation circuit 104 comprises a mixer configured to up convert the first I-Q derived data component Ix 110 a and the second I-Q derived data component Qx 110 b to RF frequency.
- FIG. 2 depicts an I-Q constellation diagram 200 , according to one embodiment of the disclosure.
- the basic idea of this disclosure can be illustrated based on the I-Q constellation diagram 200 with reference to FIG. 1 .
- the I-Q constellation diagram 200 comprises a predefined set of constellation points (u,v) 201 , visualized by the intersections of the horizontal grid lines 203 and the vertical grid lines 205 .
- the location of the predefined set of constellation points (u,v) 201 are determined based on a resolution of a DAC, for example the DAC in the modulation circuit 104 in FIG. 1 .
- the discrete set of constellation points (u,v) 201 represent the values that can be obtained due to the quantization of the DAC in the two-dimensional space 200 (i.e., the co-domain or value-range of the DAC).
- the first I-Q data pair (I,Q) in FIG. 1 defines a first phasor I+jQ, represented as a desired phasor Rid 202 having a radius r and a phase angle ⁇ in polar co-ordinate form. Due to the finite quantization of DACs, phasors can be generated only from the predefined set of constellation points (u,v) 201 .
- the desired phasor Rid 202 cannot be reached precisely, but only with an error of half a quantization step 208 for I coordinate 210 and Q coordinate 212 respectively.
- the desired phasor Rid 202 is typically reached by applying a rounding operation on the input data, for example, the first I-Q data pair (I,Q) in FIG. 1 .
- a second phasor for example, a new phasor R u,v 204 corresponding to the second I-Q data pair (I x ,Q x ) in FIG. 1 for example, I x +jQ x is chosen by selecting a constellation point from the predefined set of constellation points (u,v) 201 based on a design criteria.
- the new phasor R u,v 204 has a radius r x and a phase angle ⁇ x associated therewith in polar co-ordinate form.
- the design criteria for choosing the new phasor R u,v 204 relies on the polar representation of the desired phasor Rid 202 and the new phasor R u,v 204 .
- the design criteria comprises choosing a second phasor, for example, the new phasor R u,v 204 which minimizes the squared difference between the radius of the desired phasor Rid 202 and the chosen phasor R u,v 204 .
- the design criteria comprises choosing a phasor, for example, the new phasor R u,v 204 which minimizes the absolute error between the radius of the desired phasor Rid 202 and the chosen phasor R u,v 204 .
- This phase difference needs to be compensated in order to get a transmit signal, for example, the compensated output signal 116 in FIG. 1 , corresponding to the desired phasor Rid 202 .
- the phase difference ⁇ 206 corresponds to the residual angle ⁇ 114 in FIG. 1 which is compensated in the modulation circuit 104 .
- FIG. 3 depicts an example implementation of a hybrid polar I-Q transmitter 300 , according to one embodiment of the disclosure.
- the hybrid polar I-Q transmitter 300 comprises an I-Q derivation circuit 302 , a modulation circuit 304 and an antenna port 305 .
- the modulation circuit 104 can be a part of radio frequency (RF) front end of the hybrid polar I-Q transmitter 300 .
- the I-Q derivation circuit 302 comprises a co-ordinate transformation circuit 306 and a residual angle computation circuit 308 .
- the co-ordinate transformation circuit 306 is configured to receive a first I-Q data component I 322 a at a first input 323 and a second I-Q data component Q 322 b at a second input 324 , corresponding to the desired phasor Rid 202 in FIG. 2 and generate a first I-Q derived data component Ix 326 a and a second I-Q derived data component Qx 326 b , corresponding to the new phasor R u,v 204 in FIG. 2 , based thereon.
- the hybrid polar I-Q transmitter comprises a memory circuit 310 configured to store the instructions required to implement the design criteria.
- the memory circuit 310 comprises digital logic to implement the instructions, memory, firmware etc.
- the memory circuit 310 is coupled to the I-Q derivation circuit 302 and in some implementations, the memory circuit 310 could be a part of the I-Q derivation circuit 302 .
- the residual angle computation circuit 308 is configured to receive the first I-Q data component I 322 a and the second I-Q data component Q 322 b at a first input 328 and receive the first I-Q derived data component Ix 326 a and the second I-Q derived data component Qx 326 b at a second input 330 and generate a residual angle ⁇ 332 a at an output 334 thereof.
- the residual angle ⁇ 332 a is generated by computing a difference between a phase angle associated with the first I-Q data component I 322 a and the second I-Q data component Q 322 b , for example the phase angle ⁇ of the desired phasor Rid 202 in FIG.
- the residual angle ⁇ 332 a corresponds to the residual angle ⁇ 206 of FIG. 2 .
- the hybrid polar I-Q transmitter 300 further comprises a first signal path 336 , a second signal path 338 and a residual angle path 340 configured to convey the first I-Q derived data component Ix 326 a , the second I-Q derived data component Qx 326 b and the residual angle ⁇ 332 a respectively to the modulation circuit 304 .
- the modulation circuit 304 is configured to up convert the first I-Q derived data component Ix 326 a and the second I-Q derived data component Qx 326 b based on phase compensated local oscillator (LO) signals.
- the phase compensated LO signals comprises LO signals having a correction phase added thereto, corresponding to the residual angle ⁇ 332 a .
- the modulation circuit 304 comprises a synthesizer circuit 320 configured to generate the phase compensated LO signals, using the residual angle ⁇ 332 a.
- the hybrid polar I-Q transmitter 300 further comprises a time delay control circuit 358 configured to maintain precision timing alignment between signals in the residual angle path 340 and the first and the second signal paths 336 and 338 respectively.
- the time delay control circuit 358 is configured to compensate a time delay between the propagation of the residual angle ⁇ 332 a in the residual angle path 340 , and the propagation of the first I-Q derived data component I x 326 a in the first signal path 336 and the propagation of the second I-Q derived data component Q x 326 b in the second signal path 338 respectively.
- the time delay control circuit 358 is configured to generate control signals 366 and 364 to compensate the time delay between signals in the residual angle path 340 and the first and the second signal paths 336 and 338 respectively. In some embodiments, the time delay control circuit 358 is configured to generate the control signals 366 and 364 based on a predetermined setting of a time delay parameter. However, in other embodiments, the control signals 364 and 366 can be generated based on other parameters, for example, parameters determined based on some inputs.
- the hybrid polar I-Q transmitter 300 comprises a first delay circuit 360 configured to apply a first delay to the first I-Q derived data component Ix 326 a and the second I-Q derived data component Qx 326 b , based on the control signal 366 and thereby generate a first delayed I-Q derived data component Ix 1 326 c and the second delayed I-Q derived data component Qx 1 326 d .
- the hybrid polar I-Q transmitter 300 comprises a second delay circuit 362 configured to apply a second delay to the residual angle ⁇ 332 a , based on the control signal 364 and thereby generate a delayed residual angle ⁇ 1 332 b .
- a first delay circuit 360 and the second delay circuit 362 may not apply any time delay to the first I-Q derived data component Ix 326 a and the second I-Q derived data component Qx 326 b , and the residual angle ⁇ 332 a , respectively and thereby bypassing signals in the residual angle path 340 and the first and the second signal paths 336 and 338 .
- the first I-Q derived data component Ix 326 a and the first delayed I-Q derived data component Ix 1 326 c are the same, and the second I-Q derived data component Qx 326 b and the second delayed I-Q derived data component Qx 1 326 d are the same.
- the residual angle ⁇ 332 a and delayed residual angle ⁇ 1 332 b are the same.
- the second delay circuit 362 may not apply any time delay to the residual angle ⁇ 332 a since ⁇ 332 a is delayed through some processing inside the synthesizer 320 .
- the first delay circuit 360 is configured such that the I-Q data Ix 326 a and Qx 326 b are delayed accordingly taking the processing delay of ⁇ 332 a into account.
- the modulation circuit 304 is located downstream of the first delay circuit 360 and the second delay circuit 362 , and comprises a first DAC 312 , a first mixer circuit 314 , a second DAC 316 , a second mixer circuit 318 and the synthesizer circuit 320 .
- the first DAC 312 is located downstream of the first signal path 336 and is configured to convert the first delayed I-Q derived data component I x1 326 c to an analog I signal 342 .
- the first mixer circuit 314 is located downstream of the first DAC 312 and is configured to up convert the analog I signal 342 to a first RF output signal 350 based on a first local oscillator (LO) signal LOI 346 .
- LO local oscillator
- the second DAC 316 is located downstream of the second signal path 338 and is configured to convert the second delayed I-Q derived data component Q x1 326 d to an analog Q signal 344 .
- the second mixer circuit 318 is located downstream of the second DAC 316 and is configured to up convert the analog Q signal 344 to a second RF output signal 352 based on a second LO signal LOQ 348 .
- the first DAC 312 and the first mixer circuit 314 are combined to form a first RFDAC and the second DAC 316 and the second mixer circuit 318 are combined to form a second RFDAC.
- a resolution information of the first DAC 312 and the second DAC 316 are utilized to generate the predefined set of constellation points in the constellation diagram, as explained above with respect to FIG. 2 .
- the synthesizer circuit 320 is configured to generate the LO signals LOI 346 and LOQ 348 .
- the synthesizer circuit 320 is configured to receive the delayed residual angle ⁇ 1 332 b from the residual angle computation circuit 308 via the residual angle path 340 and generate a phase compensated local oscillator (LO) signal comprising the first signal LOI 346 and the second LO signal LOQ 348 based thereon, with a correction phase added thereto, wherein the correction phase corresponds to the residual angle ⁇ 332 a .
- the first signal LOI 346 and the second LO signal LOQ 348 are phase shifted from one another by 90°.
- time delay to the residual angle ⁇ 332 a could be applied within the synthesizer unit 320 , rather than in the second delay circuit 362 , as explained above.
- the synthesizer circuit 320 comprises an LO generation circuit with phase/frequency modulation capability.
- the synthesizer circuit 320 is realized using a digital phase locked loop (DPLL) with two point modulation.
- the synthesizer 320 with phase/frequency modulation capability is realized by using a digital-to-time converter (DTC).
- DTC digital-to-time converter
- the modulation circuit 304 further comprises a summation circuit 354 configured to receive the first RF output signal 350 and the second RF output signal 352 , and generate a compensated RF output signal 356 based thereon. The compensated RF output signal is then transmitted to the antenna 303 via the antenna port 305 .
- FIG. 4 depicts an example implementation of an I-Q derivation circuit 400 , according to one embodiment of the disclosure.
- the I-Q derivation circuit 400 comprises a co-ordinate transformation circuit 402 and a residual angle computation circuit 404 .
- the co-ordinate transformation circuit 402 is configured to receive a first I-Q data component I 410 a and a second I-Q data component Q 410 b , and generate a first I-Q derived data component Ix 412 a and a second I-Q derived data component Qx 412 b , as explained above with respect to FIG. 3 .
- the residual angle computation circuit 404 is configured to receive the first I-Q data component I 410 a and the second I-Q data component Q 410 b at a first input 414 and receive the first I-Q derived data component Ix 412 a and the second I-Q derived data component Qx 412 b at a second input 416 and generate a residual angle ⁇ 418 at an output 420 thereof.
- the residual angle computation circuit 404 comprises a first phase angle circuit 406 configured to determine a phase angle ⁇ 422 associated with the first I-Q data component I 410 a and the second I-Q data component Q 410 b .
- the residual angle computation circuit 404 comprises a second phase angle circuit 408 configured to determine a phase angle ⁇ x 424 associated with receive the first I-Q derived data component Ix 412 a and the second I-Q derived data component Qx 412 b .
- the residual angle computation circuit 404 comprises a phase angle difference circuit 426 configured to receive the phase angle ⁇ 422 and the phase angle ⁇ x 424 and generate the residual angle ⁇ 418 based thereon.
- the residual angle ⁇ 418 is generated by computing a difference between the phase angle ⁇ 422 and the phase angle ⁇ x 424 at the phase angle difference circuit 426 .
- FIG. 5 shows a flowchart of a method 500 for a hybrid polar I-Q transmitter, according to one embodiment of the disclosure.
- the method 500 is described herein with respect to the hybrid polar I-Q transmitter 300 of FIG. 3 and the constellation diagram 200 of FIG. 2 .
- a first I-Q data component I 322 a and a second I-Q data component Q 322 b comprising a first I-Q data pair is received at an input of the co-ordinate transformation circuit 306 and a first I-Q derived data component Ix 326 a and a second I-Q derived data component Qx 326 b comprising a second I-Q data pair is generated based thereon.
- Generating the first I-Q derived data component Ix 326 a and the second I-Q derived data component Qx 326 b comprises choosing a constellation point 216 corresponding to the second I-Q pair from a predefined set of constellation points in the I-Q constellation diagram 200 based on a design criteria.
- a phase angle difference between a first phase angle associated with the first I-Q data pair, for example the phase angle ⁇ of the desired phasor Rid 202 in FIG. 2 and a second phase angle associated with the second I-Q data pair, for example the phase angle ⁇ x of the new phasor R u,v 204 in FIG. 2 is determined at the residual angle computation circuit 308 .
- a phase compensated local oscillator (LO) signal comprising LO signals LOI 346 and LOQ 348 with a correction phase added thereto are generated at the synthesizer circuit 320 , wherein the correction phase corresponds to the determined phase angle difference, for example the residual angle ⁇ 332 a in the residual angle computation circuit 308 .
- a processed first and second I-Q derived data components for example, the analog I signal 342 and the analog Q signal 344 are phase compensated and up converted at a mixer circuit, for example the first mixer circuit 314 and the second mixer circuit 318 of FIG. 3 , based on the phase compensated LO signal.
- this method enables hybrid polar I-Q transmitters to achieve low noise floors using lower resolution DACs.
- Examples can include subject matter such as a method, means for performing acts or blocks of the method, at least one machine-readable medium including instructions that, when performed by a machine cause the machine to perform acts of the method or of an apparatus or system for concurrent communication using multiple communication technologies according to embodiments and examples described herein.
- Example 1 is a hybrid polar I-Q transmitter, comprising: an I-Q derivation circuit configured to receive first and second I-Q data component comprising a first I-Q data pair, generate first and second I-Q derived data component comprising a second I-Q data pair, respectively, based thereon, by utilizing a resolution information of a digital-to-analog converter (DAC) in a signal path of the first and second I-Q derived data components and a design criteria, and wherein the I-Q derivation circuit is further configured to determine a residual angle corresponding to a phase angle difference between the first I-Q pair and the second I-Q pair, wherein each of the first and second I-Q data pairs corresponds to a point in an I-Q constellation diagram, and wherein the first I-Q data pair defines a first phasor having a first radius and a first phase angle associated therewith and the second I-Q data pair defines a second phasor having a second radius and a second phase angle associated therewith; and
- Example 2 is a hybrid polar I-Q transmitter including the subject matter of example 1, wherein the I-Q derivation circuit comprises a co-ordinate transformation circuit configured to receive the first and second I-Q data components comprising the first I-Q data pair and generate the first and second I-Q derived data components comprising the second I-Q data pair, wherein generating the first and second I-Q derived data components comprises choosing a constellation point corresponding to the second I-Q data pair from a predefined set of constellation points in the I-Q constellation diagram based on the design criteria.
- the I-Q derivation circuit comprises a co-ordinate transformation circuit configured to receive the first and second I-Q data components comprising the first I-Q data pair and generate the first and second I-Q derived data components comprising the second I-Q data pair
- generating the first and second I-Q derived data components comprises choosing a constellation point corresponding to the second I-Q data pair from a predefined set of constellation points in the I-Q constellation diagram based on the design criteria.
- Example 3 is a hybrid polar I-Q transmitter including the subject matter of examples 1-2, including or omitting elements, wherein the predefined set of constellation points in the I-Q constellation diagram is determined based on the resolution information of the DAC.
- Example 4 is a hybrid polar I-Q transmitter including the subject matter of examples 1-3, including or omitting elements, wherein the design criteria comprises choosing the second I-Q data pair which minimizes a squared difference between the first radius of the first phasor and the second radius of the second phasor.
- Example 5 is a hybrid polar I-Q transmitter including the subject matter of examples 1-4, including or omitting elements, wherein the design criteria comprises choosing the second I-Q data pair which minimizes an absolute error between the first radius of the first phasor and the second radius of the second phasor.
- Example 6 is a hybrid polar I-Q transmitter including the subject matter of examples 1-5, including or omitting elements, wherein the I-Q derivation circuit further comprises a residual angle computation circuit configured to receive the first and second I-Q data components at a first input and the first and second I-Q derived data components from an output of the computation circuit at a second input, and determine the phase angle difference associated there between.
- the I-Q derivation circuit further comprises a residual angle computation circuit configured to receive the first and second I-Q data components at a first input and the first and second I-Q derived data components from an output of the computation circuit at a second input, and determine the phase angle difference associated there between.
- Example 7 is a hybrid polar I-Q transmitter including the subject matter of examples 1-6, including or omitting elements, wherein the residual angle computation circuit further comprises a first phase angle circuit configured to determine the first phase angle associated with the first and second I-Q data components, a second phase angle circuit configured to determine the second phase angle associated with the first and second I-Q derived data components and a phase difference circuit configured to determine a difference between the first phase angle and the second phase angle.
- Example 8 is a hybrid polar I-Q transmitter including the subject matter of examples 1-7, including or omitting elements, further comprising a memory circuit configured to store instructions to implement the design criteria.
- Example 9 is a hybrid polar I-Q transmitter including the subject matter of examples 1-8, including or omitting elements, further comprising a first signal path, a second signal path and a residual angle path configured to convey the first I-Q derived data component, the second I-Q derived data component and the residual angle respectively, to the modulation circuit.
- Example 10 is a hybrid polar I-Q transmitter including the subject matter of examples 1-9, including or omitting elements, further comprising a time delay control circuit configured to compensate a time delay between a propagation of the residual angle in the residual angle path, and a propagation of the first I-Q derived data component in the first signal path and a propagation of the second I-Q derived data component in the second signal path respectively.
- Example 11 is a hybrid polar I-Q transmitter including the subject matter of examples 1-10, including or omitting elements, wherein the modulation circuit comprises a synthesizer circuit configured to receive the residual angle from the residual angle path and generate a phase compensated local oscillator (LO) signal comprising an LO signal with a correction phase added thereto, wherein the correction phase corresponds to the residual angle.
- the modulation circuit comprises a synthesizer circuit configured to receive the residual angle from the residual angle path and generate a phase compensated local oscillator (LO) signal comprising an LO signal with a correction phase added thereto, wherein the correction phase corresponds to the residual angle.
- LO local oscillator
- Example 12 is a hybrid polar I-Q transmitter including the subject matter of examples 1-11, including or omitting elements, wherein the synthesizer circuit comprises a digital-to-time converter.
- Example 13 is a hybrid polar I-Q transmitter including the subject matter of examples 1-12, including or omitting elements, wherein the phase compensated LO signal further comprises a first LO signal and a second LO signal which are phase shifted from one another by 90°.
- Example 14 is a hybrid polar I-Q transmitter including the subject matter of examples 1-13, including or omitting elements, wherein the modulation circuit further comprises the DAC, the resolution information of which is used in the I-Q derivation circuit to generate the first and second I-Q derived data components, wherein the DAC comprises a first DAC component located downstream of the first signal path and configured to receive and process the first I-Q derived data component, and a second DAC component located downstream of the second signal path and configured to receive and process the second I-Q derived data component.
- Example 15 is a hybrid polar I-Q transmitter including the subject matter of examples 1-14, including or omitting elements, wherein the modulation circuit further comprises a first mixer circuit configured to up convert the processed first I-Q derived data component from the first DAC component based on the first LO signal and a second mixer circuit configured to up convert the processed second I-Q derived data component from the second DAC component based on the second LO signal.
- the modulation circuit further comprises a first mixer circuit configured to up convert the processed first I-Q derived data component from the first DAC component based on the first LO signal and a second mixer circuit configured to up convert the processed second I-Q derived data component from the second DAC component based on the second LO signal.
- Example 16 is a hybrid polar I-Q transmitter, comprising: a co-ordinate transformation circuit configured to receive first and second I-Q data components comprising a first I-Q data pair and generate first and second I-Q derived data components comprising a second I-Q data pair, respectively, based thereon, wherein each of the first and the second I-Q data pairs corresponds to a point in an I-Q constellation diagram and wherein the co-ordinate transformation circuit is configured to generate the first and second I-Q derived data components by choosing a constellation point corresponding to the second I-Q pair from a predefined set of constellation points in the I-Q constellation diagram based on a design criteria, and wherein the first I-Q data pair defines a first phasor having a first radius and a first phase angle associated therewith and the second I-Q data pair defines a second phasor having a second radius and a second phase angle associated therewith; a residual angle computation circuit configured to determine a phase angle difference between the first phasor and the second phas
- Example 17 is a hybrid polar I-Q transmitter including the subject matter of example 16, further comprising a digital-to-analog converter (DAC), a resolution information of which is used in determining the predefined set of constellation points in the I-Q constellation diagram and is configured to receive and process the first and second I-Q derived data components.
- DAC digital-to-analog converter
- Example 18 is a hybrid polar I-Q transmitter including the subject matter of examples 16-17, including or omitting elements, wherein the design criteria comprises choosing the second I-Q data pair that minimizes a squared difference between the first radius of the first phasor and the second radius of the second phasor.
- Example 19 is a hybrid polar I-Q transmitter including the subject matter of examples 16-18, including or omitting elements, wherein the design criteria comprises choosing the second I-Q data pair which minimizes an absolute error between the first radius of the first phasor and the second radius of the second phasor.
- Example 20 is a method for a hybrid polar I-Q transmitter, comprising: receiving first and second I-Q data components comprising a first I-Q data pair and generating first and second I-Q derived data components comprising a second I-Q data pair, respectively, based thereon, using a co-ordinate transformation circuit, wherein each I-Q data pair corresponds to a point in an I-Q constellation diagram and wherein generating the first and second I-Q derived data components comprises choosing a constellation point corresponding to the second I-Q pair from a predefined set of constellation points in the I-Q constellation diagram based on a design criteria; determining a phase angle difference between a first phase angle associated with the first I-Q data pair and a second phase angle associated with the second I-Q data pair using a residual angle computation circuit; generating a phase compensated local oscillator (LO) signal comprising an LO signal with a correction phase added thereto using a synthesizer circuit, wherein the correction phase corresponds to the determined phase angle difference in the residual
- Example 21 is a method for a hybrid polar I-Q transmitter including the subject matter of examples 20, further comprising processing the first and second I-Q derived data components at a digital to analog converter (DAC) circuit to generate the processed first and second I-Q derived data components prior to up converting the processed first and second I-Q derived data components.
- DAC digital to analog converter
- Example 22 is a method for a hybrid polar I-Q transmitter including the subject matter of examples 20-21, including or omitting elements, further comprising determining the predefined set of constellation points in the I-Q constellation diagram based on a resolution information of the DAC.
- DSP digital signal processor
- ASIC application specific integrated circuit
- FPGA field programmable gate array
- a general-purpose processor can be a microprocessor, but, in the alternative, processor can be any conventional processor, controller, microcontroller, or state machine.
Abstract
Description
In other embodiments, the design criteria comprises choosing a phasor, for example, the
Alternately, other design criterions that yield a minimum value can also be chosen. The instructions to implement the design criteria can be stored in the
Δφ=φ−φx (3)
wherein φ is the phase angle of the desired phasor Rid 202 and φx is the phase angle of the
Claims (22)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/861,005 US9419657B1 (en) | 2015-09-22 | 2015-09-22 | Hybrid I/Q and polar transmitter |
EP16184536.7A EP3148093B1 (en) | 2015-09-22 | 2016-08-17 | Hybrid i/q and polar transmitter |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/861,005 US9419657B1 (en) | 2015-09-22 | 2015-09-22 | Hybrid I/Q and polar transmitter |
Publications (1)
Publication Number | Publication Date |
---|---|
US9419657B1 true US9419657B1 (en) | 2016-08-16 |
Family
ID=56610902
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/861,005 Active US9419657B1 (en) | 2015-09-22 | 2015-09-22 | Hybrid I/Q and polar transmitter |
Country Status (2)
Country | Link |
---|---|
US (1) | US9419657B1 (en) |
EP (1) | EP3148093B1 (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2017160430A1 (en) * | 2016-03-16 | 2017-09-21 | Intel IP Corporation | Hybrid i-q polar transmitter with quadrature local oscillator (lo) phase correction |
CN108370256A (en) * | 2016-09-29 | 2018-08-03 | 华为技术有限公司 | A kind of method of microwave transmitter and progress signal adjustment |
WO2019103747A1 (en) * | 2017-11-23 | 2019-05-31 | Intel Corporation | Apparatus and method for driving a digital-to-analog converter, and apparatuses and methods for generating a radio frequency signal |
US10651869B1 (en) * | 2019-03-26 | 2020-05-12 | Intel IP Corporation | Signed-RFDAC architectures enabling wideband and efficient 5G transmitters |
US11032113B2 (en) | 2018-09-25 | 2021-06-08 | Qualcomm Incorporated | Apparatus and methods for hybrid vector based polar modulator |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6259747B1 (en) * | 1997-03-20 | 2001-07-10 | Telefonaktiebolaget L M Ericsson (Publ) | IQ modulator, and associated method |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7532679B2 (en) * | 2004-08-12 | 2009-05-12 | Texas Instruments Incorporated | Hybrid polar/cartesian digital modulator |
US7852970B2 (en) * | 2006-03-24 | 2010-12-14 | Broadcom Corporation | Programmable hybrid transmitter |
WO2008018263A1 (en) * | 2006-08-08 | 2008-02-14 | Nec Corporation | Signal processing circuit and signal processing method |
-
2015
- 2015-09-22 US US14/861,005 patent/US9419657B1/en active Active
-
2016
- 2016-08-17 EP EP16184536.7A patent/EP3148093B1/en active Active
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6259747B1 (en) * | 1997-03-20 | 2001-07-10 | Telefonaktiebolaget L M Ericsson (Publ) | IQ modulator, and associated method |
Non-Patent Citations (6)
Title |
---|
"Sources of Error in IQ Based RF Signal Generation." Jan. 9, 2007. www.ni.com. 8 pages. |
Bercher, J.-F., et al. "Adaptive delays alignment in polar transmitter architecture." 9 pages. |
Nash, Eamon. "Correcting Imperfections in IQ Modulators to Improve RF Signal Fidelity." Analog Devices, AN-1039 Application Note. www.analog.com. 8 pages. |
Non Final Office Action Dated Jun. 16, 2016 U.S. Appl. No. 15/071,867. |
U.S. Appl. No. 15/071,867, filed Mar. 16, 2016. |
Zimmermann, Niklas. "Design and Implementation of a Broadband RF-DAC Transmitter for Wireless Communications." Jul. 1, 2011. 151 pages. |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2017160430A1 (en) * | 2016-03-16 | 2017-09-21 | Intel IP Corporation | Hybrid i-q polar transmitter with quadrature local oscillator (lo) phase correction |
CN108370256A (en) * | 2016-09-29 | 2018-08-03 | 华为技术有限公司 | A kind of method of microwave transmitter and progress signal adjustment |
CN108370256B (en) * | 2016-09-29 | 2019-10-15 | 华为技术有限公司 | A kind of method of microwave transmitter and progress signal adjustment |
WO2019103747A1 (en) * | 2017-11-23 | 2019-05-31 | Intel Corporation | Apparatus and method for driving a digital-to-analog converter, and apparatuses and methods for generating a radio frequency signal |
US11032113B2 (en) | 2018-09-25 | 2021-06-08 | Qualcomm Incorporated | Apparatus and methods for hybrid vector based polar modulator |
US10651869B1 (en) * | 2019-03-26 | 2020-05-12 | Intel IP Corporation | Signed-RFDAC architectures enabling wideband and efficient 5G transmitters |
Also Published As
Publication number | Publication date |
---|---|
EP3148093A1 (en) | 2017-03-29 |
EP3148093B1 (en) | 2018-05-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9419657B1 (en) | Hybrid I/Q and polar transmitter | |
US8085877B2 (en) | Method and system for quadrature local oscillator generator utilizing a DDFS for extremely high frequencies | |
US9565043B1 (en) | Hybrid I-Q polar transmitter with quadrature local oscillator (LO) phase correction | |
US20130251068A1 (en) | Transmitters and Methods | |
US8723568B1 (en) | Local oscillator signal generation using delay locked loops | |
US20160056903A1 (en) | System, method and computer storage medium for calibrating RF transceiver | |
US9893745B2 (en) | High efficiency transmitter architectures for a localized single-carrier frequency division multiple access transceiver | |
CN112073344A (en) | Phase difference detector and apparatus for wireless communication | |
JP6557874B2 (en) | Wireless communication apparatus and wireless communication method | |
US11126215B2 (en) | Clock signal polarity controlling circuit | |
US10665958B2 (en) | Beamforming receiver | |
US9800440B1 (en) | Transmitter (TX) dead-time modulation | |
US9917714B2 (en) | Apparatus comprising an antenna array | |
US10897275B2 (en) | Polar modulation systems and methods | |
TW201724784A (en) | Phase locking circuit, RF front-end circuit, radio transmitting/receiving circuit, and mobile radio communication terminal device | |
US10666491B2 (en) | Signal imbalance detection systems and methods | |
US8982740B2 (en) | Wireless communication device for calculating level correction value for transmission signal | |
US7860464B2 (en) | Method and system for a programmable local oscillator generator based on quadrature mixing using a phase shifter | |
JP2011061384A (en) | Quadrature modulator and transmitter | |
US9130737B1 (en) | Signal-generating circuit and wireless communication device | |
JP2015220480A (en) | Signal generation circuit | |
US8923439B1 (en) | Complementary signal mixing | |
KR101264160B1 (en) | Down-converter, up-converter, receiver and transmitter applying the same | |
WO2012147138A1 (en) | Receiver |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INTEL IP CORPORATION, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LI PUMA, GIUSEPPE;DA FONTE DIAS, VICTOR;REEL/FRAME:036621/0044 Effective date: 20150921 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |
|
AS | Assignment |
Owner name: APPLE INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTEL CORPORATION;REEL/FRAME:053065/0627 Effective date: 20191130 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |