US9124262B2 - Reconfigurable flip-flop - Google Patents

Reconfigurable flip-flop Download PDF

Info

Publication number
US9124262B2
US9124262B2 US13/927,936 US201313927936A US9124262B2 US 9124262 B2 US9124262 B2 US 9124262B2 US 201313927936 A US201313927936 A US 201313927936A US 9124262 B2 US9124262 B2 US 9124262B2
Authority
US
United States
Prior art keywords
input
output
storage element
electrically coupled
inverter
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
US13/927,936
Other versions
US20140062560A1 (en
Inventor
Ravindraraj Ramaraju
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NXP USA Inc
Original Assignee
Freescale Semiconductor Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US13/605,382 external-priority patent/US10221084B1/en
Application filed by Freescale Semiconductor Inc filed Critical Freescale Semiconductor Inc
Priority to US13/927,936 priority Critical patent/US9124262B2/en
Assigned to CITIBANK, N.A., AS NOTES COLLATERAL AGENT reassignment CITIBANK, N.A., AS NOTES COLLATERAL AGENT SUPPLEMENT TO IP SECURITY AGREEMENT Assignors: FREESCALE SEMICONDUCTOR, INC.
Assigned to CITIBANK, N.A., AS COLLATERAL AGENT reassignment CITIBANK, N.A., AS COLLATERAL AGENT SUPPLEMENT TO IP SECURITY AGREEMENT Assignors: FREESCALE SEMICONDUCTOR, INC.
Assigned to CITIBANK, N.A., AS NOTES COLLATERAL AGENT reassignment CITIBANK, N.A., AS NOTES COLLATERAL AGENT SUPPLEMENT TO IP SECURITY AGREEMENT Assignors: FREESCALE SEMICONDUCTOR, INC.
Assigned to CITIBANK, N.A., AS NOTES COLLATERAL AGENT reassignment CITIBANK, N.A., AS NOTES COLLATERAL AGENT SUPPLEMENT TO IP SECURITY AGREEMENT Assignors: FREESCALE SEMICONDUCTOR, INC.
Assigned to CITIBANK, N.A., AS NOTES COLLATERAL AGENT reassignment CITIBANK, N.A., AS NOTES COLLATERAL AGENT SECURITY AGREEMENT Assignors: FREESCALE SEMICONDUCTOR, INC.
Publication of US20140062560A1 publication Critical patent/US20140062560A1/en
Publication of US9124262B2 publication Critical patent/US9124262B2/en
Application granted granted Critical
Assigned to FREESCALE SEMICONDUCTOR, INC. reassignment FREESCALE SEMICONDUCTOR, INC. PATENT RELEASE Assignors: CITIBANK, N.A., AS COLLATERAL AGENT
Assigned to FREESCALE SEMICONDUCTOR, INC. reassignment FREESCALE SEMICONDUCTOR, INC. PATENT RELEASE Assignors: CITIBANK, N.A., AS COLLATERAL AGENT
Assigned to FREESCALE SEMICONDUCTOR, INC. reassignment FREESCALE SEMICONDUCTOR, INC. PATENT RELEASE Assignors: CITIBANK, N.A., AS COLLATERAL AGENT
Assigned to MORGAN STANLEY SENIOR FUNDING, INC. reassignment MORGAN STANLEY SENIOR FUNDING, INC. ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS Assignors: CITIBANK, N.A.
Assigned to MORGAN STANLEY SENIOR FUNDING, INC. reassignment MORGAN STANLEY SENIOR FUNDING, INC. ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS Assignors: CITIBANK, N.A.
Assigned to MORGAN STANLEY SENIOR FUNDING, INC. reassignment MORGAN STANLEY SENIOR FUNDING, INC. SECURITY AGREEMENT SUPPLEMENT Assignors: NXP B.V.
Assigned to MORGAN STANLEY SENIOR FUNDING, INC. reassignment MORGAN STANLEY SENIOR FUNDING, INC. SUPPLEMENT TO THE SECURITY AGREEMENT Assignors: FREESCALE SEMICONDUCTOR, INC.
Assigned to MORGAN STANLEY SENIOR FUNDING, INC. reassignment MORGAN STANLEY SENIOR FUNDING, INC. CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12092129 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Assignors: NXP B.V.
Assigned to NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC. reassignment NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC. RELEASE OF SECURITY INTEREST Assignors: MORGAN STANLEY SENIOR FUNDING, INC.
Assigned to NXP B.V. reassignment NXP B.V. RELEASE OF SECURITY INTEREST Assignors: MORGAN STANLEY SENIOR FUNDING, INC.
Assigned to NXP USA, INC. reassignment NXP USA, INC. MERGER (SEE DOCUMENT FOR DETAILS). Assignors: FREESCALE SEMICONDUCTOR, INC.
Assigned to NXP USA, INC. reassignment NXP USA, INC. CORRECTIVE ASSIGNMENT TO CORRECT THE NATURE OF CONVEYANCE PREVIOUSLY RECORDED AT REEL: 040652 FRAME: 0241. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER AND CHANGE OF NAME. Assignors: FREESCALE SEMICONDUCTOR, INC.
Assigned to MORGAN STANLEY SENIOR FUNDING, INC. reassignment MORGAN STANLEY SENIOR FUNDING, INC. CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE PATENTS 8108266 AND 8062324 AND REPLACE THEM WITH 6108266 AND 8060324 PREVIOUSLY RECORDED ON REEL 037518 FRAME 0292. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS. Assignors: CITIBANK, N.A.
Assigned to MORGAN STANLEY SENIOR FUNDING, INC. reassignment MORGAN STANLEY SENIOR FUNDING, INC. CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12681366 PREVIOUSLY RECORDED ON REEL 039361 FRAME 0212. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Assignors: NXP B.V.
Assigned to MORGAN STANLEY SENIOR FUNDING, INC. reassignment MORGAN STANLEY SENIOR FUNDING, INC. CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12681366 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Assignors: NXP B.V.
Assigned to SHENZHEN XINGUODU TECHNOLOGY CO., LTD. reassignment SHENZHEN XINGUODU TECHNOLOGY CO., LTD. CORRECTIVE ASSIGNMENT TO CORRECT THE TO CORRECT THE APPLICATION NO. FROM 13,883,290 TO 13,833,290 PREVIOUSLY RECORDED ON REEL 041703 FRAME 0536. ASSIGNOR(S) HEREBY CONFIRMS THE THE ASSIGNMENT AND ASSUMPTION OF SECURITY REST IN PATENTS.. Assignors: MORGAN STANLEY SENIOR FUNDING, INC.
Assigned to NXP B.V. reassignment NXP B.V. RELEASE OF SECURITY INTEREST Assignors: MORGAN STANLEY SENIOR FUNDING, INC.
Assigned to NXP B.V. reassignment NXP B.V. RELEASE OF SECURITY INTEREST Assignors: MORGAN STANLEY SENIOR FUNDING, INC.
Assigned to MORGAN STANLEY SENIOR FUNDING, INC. reassignment MORGAN STANLEY SENIOR FUNDING, INC. CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 8143 PREVIOUSLY RECORDED ON REEL 042985 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Assignors: NXP B.V.
Assigned to MORGAN STANLEY SENIOR FUNDING, INC. reassignment MORGAN STANLEY SENIOR FUNDING, INC. CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 8143 PREVIOUSLY RECORDED ON REEL 039361 FRAME 0212. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Assignors: NXP B.V.
Assigned to MORGAN STANLEY SENIOR FUNDING, INC. reassignment MORGAN STANLEY SENIOR FUNDING, INC. CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Assignors: NXP B.V.
Assigned to MORGAN STANLEY SENIOR FUNDING, INC. reassignment MORGAN STANLEY SENIOR FUNDING, INC. CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 8143 PREVIOUSLY RECORDED ON REEL 042762 FRAME 0145. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Assignors: NXP B.V.
Assigned to NXP B.V. reassignment NXP B.V. CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE ICATION 11759915 AND REPLACE IT WITH APPLICATION 9935 PREVIOUSLY RECORDED ON REEL 040928 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY REST. Assignors: MORGAN STANLEY SENIOR FUNDING, INC.
Assigned to NXP, B.V. F/K/A FREESCALE SEMICONDUCTOR, INC. reassignment NXP, B.V. F/K/A FREESCALE SEMICONDUCTOR, INC. CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE ICATION 11759915 AND REPLACE IT WITH APPLICATION 9935 PREVIOUSLY RECORDED ON REEL 040925 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY REST. Assignors: MORGAN STANLEY SENIOR FUNDING, INC.
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
    • H03K3/3568—Multistable circuits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
    • H03K3/356—Bistable circuits
    • H03K3/356104—Bistable circuits using complementary field-effect transistors
    • H03K3/356113—Bistable circuits using complementary field-effect transistors using additional transistors in the input circuit
    • H03K3/356147—Bistable circuits using complementary field-effect transistors using additional transistors in the input circuit using pass gates
    • H03K3/356156—Bistable circuits using complementary field-effect transistors using additional transistors in the input circuit using pass gates with synchronous operation

Definitions

  • This invention relates generally to integrated circuits and more particularly to reconfigurable flip-flops.
  • flip-flops in IC circuits are single-edge triggered. Such flip-flops latch a state on either a positive edge transition of a clock (logical LOW, e.g., “0” to logical HIGH, e.g., “1” transition), or on a negative edge transition of the clock (“1” to “0” transition).
  • a state element is designed such that it latches the state on the positive as well as the negative edge of the clock.
  • the type of flip-flop that latches on both the positive edge and negative edge of the clock is known as a dual-edge triggered flip-flop.
  • FIG. 1 is a circuit diagram of a known single-edge triggered (SET) design 100 .
  • an input passes through a control gate 102 being controlled by a complementary clock CK_B or CK 132 .
  • the output of the control gate 102 is fed to a master portion of the flip-flip, or a master latch, 104 , and the output of the master latch 104 is fed to the control gate 106 controlled by clock CK 136 .
  • the output of the control gate 106 is fed to a slave latch 108 .
  • the corresponding single-edge clock signals shown in FIG. 2 for single-edge trigger are 200 and 250 .
  • both the SET design 100 and the DET design 150 are edge-sensitive devices. The data storage in these edge-sensitive flip-flops occurs at specific edges of clock signals. In the SET design 100 , data is “launched”, or moves forward, at each rising clock edge 212 and 216 .
  • FIG. 1 Also shown in FIG. 1 is a known double-edge triggered (DET) design 150 including complementary clocks CKD 182 and CKD_B 188 .
  • the corresponding clock signals 250 shown in FIG. 2 for dual-edge trigger, are 262 and 268 .
  • the input is fed to a de-multiplexer 152 to select between one of two parallel paths, master-slave 154 or slave-master 156 , before going into a multiplexer 158 .
  • each clock period in the DET design 150 single-edge triggered flip-flops are triggered by, and store data at, only one edge—the rising edge 262 or the falling edge 268 —of the clock signal.
  • the data flows through one of these two data paths 144 , 142 depending on whether is it a rising or a falling clock edge 262 or 268 , respectively. More specifically, for the rising clock edge 262 , data flows through M/S 154 ; for the falling clock edge 268 , data flows through S/M 156 .
  • FIG. 1 is a circuit diagram of a known single-edge triggered (SET) design and a dual-edge triggered (DET) design along.
  • SET single-edge triggered
  • DET dual-edge triggered
  • FIG. 2 is a timing diagram of a half-rate clock and a full-rate clock corresponding to the known SET design and DET designs of FIG. 1 .
  • FIG. 3 is a circuit diagram of a reconfigurable dual-edge triggered flip-flop (DET) to a master-slave flip-flop (MSFF), in accordance with one embodiment of the invention.
  • DET reconfigurable dual-edge triggered flip-flop
  • MSFF master-slave flip-flop
  • FIG. 4 is a circuit diagram of FIG. 3 in a normal mode clock HIGH operation.
  • FIG. 5 is a circuit diagram of FIG. 3 in a normal mode clock LOW operation.
  • FIG. 6 is a waveform of FIG. 4 and FIG. 5 in the normal mode.
  • FIG. 7 is a circuit diagram of FIG. 3 in a test mode HIGH operation.
  • FIG. 8 is a circuit diagram of FIG. 3 in a test mode LOW operation.
  • FIG. 9 is a waveform of FIG. 7 and FIG. 8 in the test mode.
  • FIG. 10 is a circuit diagram of a reconfigurable dual-edge triggered flip-flop (DETFF) to a master-slave flip-flop (MSFF) with a hold latch, in accordance with one embodiment of the invention.
  • DETFF reconfigurable dual-edge triggered flip-flop
  • MSFF master-slave flip-flop
  • FIG. 11 is a circuit diagram of FIG. 10 in a test mode HIGH operation with the hold latch.
  • FIG. 12 is a circuit diagram of FIG. 10 in a test mode LOW operation with the hold latch.
  • FIG. 13 is a circuit diagram of a reconfigurable dual-edge triggered flip-flop (DETFF) to a master-slave flip-flop (MSFF) of FIG. 3 with a hold latch, in accordance with one embodiment of the invention.
  • DETFF reconfigurable dual-edge triggered flip-flop
  • MSFF master-slave flip-flop
  • FIG. 14 is a circuit diagram of FIG. 13 in a test mode HIGH operation with the hold latch.
  • FIG. 15 is a circuit diagram of FIG. 13 in a test mode LOW operation with the hold latch.
  • FIG. 16 is a waveform of FIG. 14 and FIG. 15 in the test mode.
  • Coupled is defined as “connected,” and encompasses the coupling of devices that may be physically, electrically or communicatively connected (according to context), although the coupling may not necessarily be directly, and not necessarily be mechanically.
  • Configured to describes hardware, software or a combination of hardware and software that is adapted to, set up, arranged, built, composed, constructed, designed or that has any combination of these characteristics to carry out a given function.
  • adapted to describes hardware, software or a combination of hardware and software that is capable of, able to accommodate, to make, or that is suitable to carry out a given function.
  • transmission gate is any switch or electrical component capable of interrupting current flow in a circuit.
  • ICs integrated circuits
  • IC designers give power consumption strong considerations.
  • handheld electronic devices include ICs to implement user interfaces for receiving user instructions and handling the electronic processing of those instructions. These handheld electronic devices require low power designs. Clock distribution networks in handheld devices can account for significant power consumption.
  • the complexity of the implementation increases, the system of digital ICs becomes more sophisticated.
  • the task of designing, testing, and debugging the digital systems implementing the devices becomes more difficult.
  • validation of a system design and verification of the proper functionality of the system has become an important factor in the development of computer technology.
  • Scan capability refers to the inclusion of an alternative path used to control and/or observe the state of a state element.
  • a device is described to provide a reconfigurable dual-edge triggered flip-flop (DETFF) to a master-slave flip-flop (MSFF). More specifically, the device is a reconfigurable MUX-D flip-flop including two distinct circuit configurations. In a first configuration, two latches or two storage elements of the circuit are operating in series to provide a MSFF. In the second configuration, the storage elements are operating in parallel to provide a DETFF.
  • DETFF reconfigurable dual-edge triggered flip-flop
  • MSFF master-slave flip-flop
  • FIG. 3 a circuit diagram of one embodiment of a reconfigurable DETFF to a MSFF circuit 300 is shown.
  • the circuit is broadly broken into two major sections, an input select section 350 and a DETFF/MSFF section 352 .
  • TE Test Enable BAR
  • TEB Test Enable BAR
  • D Data
  • TI Test Input
  • transmission gate 301 or transmission gate 313 is selected by the two control signals, TE and TEB, to pass either D or TI to line 314 .
  • the transmission gates 301 , 313 are tri-state inverters.
  • CPTB TE ⁇ CPD
  • Gates and inverters that are “partially illustrated” denote a logical OFF state.
  • the partially illustrated transmission gate 302 in FIG. 4 is OFF.
  • the transmission gate 302 in FIG. 5 is ON.
  • an arrow in FIG. 4 labeled “NEW DATA” 314 denotes a data value D being stored in a storage element.
  • the arrow labeled “CURRENT DATA” 480 in FIG. 4 denotes a data value being sent to the output Q.
  • the term “coupled” as used herein, is defined as “connected” although not necessarily directly.
  • the term “line” denotes electrically coupled as through a conductor or circuit trace.
  • FIG. 4 is a circuit diagram of FIG. 3 in a normal mode with the clock CPD at logic HIGH. Note that each control line throughout the figures is labeled as either “H” for logic HIGH or “L” for logic LOW.
  • the test enable input TE is LOW
  • data D from input terminal is passed through inverter gate 301 to line 314 through transmission gate 308 by line 341 to inverter 309 of the second storage element 360 .
  • the output of inverter 309 is coupled to output inverter 311 by line 342 . This is shown by arrow 472 .
  • Feedback inverter 310 is connected to the output of inverter 309 by line 344 in the second storage element 360 .
  • the feedback inverter 310 is OFF.
  • an output from feedback inverter 310 is coupled to the input of inverter 309 by line 346 .
  • the output inverter 311 of the second storage element 360 is coupled to the output transmission gate 312 by line 348 .
  • the output Q is disconnected to the output inverter 311 by output transmission gate 312 being OFF.
  • the cross-storage transmission gate 321 coupled by lines 338 and 323 to the input of the second storage element 360 is OFF.
  • the current data stored in the first storage element 340 is passed through output transmission gate 306 to output Q as shown by arrow 480 when the clock CPD transitions from logic HIGH to logic LOW.
  • FIG. 5 is a circuit diagram of FIG. 3 in a normal mode with the clock CPD at logic LOW.
  • the test enable input TE is LOW
  • data D from input terminal is passed through transmission gate 301 to line 314 through transmission gate 302 by line 330 to inverter 303 of the first storage element 340 .
  • the output of inverter 303 is coupled to output inverter 305 by line 332 . This is shown by arrow 574 .
  • Feedback inverter 304 is connected to the output of inverter 303 by line 334 in the first storage element 340 .
  • the feedback inverter 304 is OFF.
  • an output from feedback inverter 340 is coupled to the input of inverter 303 by line 336 .
  • the output inverter 305 of the first storage element 340 is coupled to the output transmission gate 306 by line 338 .
  • the output inverter 305 of the first storage element 340 is disconnected to output Q by output transmission gate 306 being OFF.
  • the cross-storage transmission gate 321 used for test mode is OFF.
  • the current data stored in the second storage element 360 is passed through output transmission gate 312 to output Q as shown by arrow 582 when the clock CPD transitions from logic LOW to logic HIGH.
  • FIG. 6 illustrates a waveform of the clock signal CPD.
  • the test enable input TE is LOW. Notice that the data on D is “launched” to the output Q 612 , 622 and 632 on both the rising clock edge 610 , 630 as well as the falling clock edge 620 as shown.
  • the first storage element 340 acts as a master latch and the second storage element 360 acts as slave latch.
  • MSFF master-slave flip-flop
  • FIG. 7 is a circuit diagram of FIG. 3 in a test mode with the clock CPD at logic HIGH.
  • the test enable input TE is HIGH
  • data TI from input terminal is passed through transmission gate 313 to line 314 this is shown by arrow 776 .
  • Feedback inverter 304 in the first storage element 340 is ON.
  • the output of the first storage element 340 is disconnected to output Q by transmission gate 306 being OFF.
  • the cross-storage transmission gate 321 is ON.
  • the current data stored in the first storage element 340 is passed through cross-storage transmission gate 321 to the inverter 309 in the second storage element 360 is passed through output transmission gate 312 to output Q as shown by arrow 784 when the clock CPD transitions from logic LOW to logic HIGH.
  • FIG. 8 is a circuit diagram of FIG. 3 in a test mode with the clock CPD at logic LOW.
  • the test enable input TE is HIGH
  • data D from input terminal is passed through transmission gate 313 to line 314 through transmission gate 302 to inverter 303 of the first storage element 340 .
  • This is shown by arrow 878 .
  • Feedback inverter 304 in the first storage element 340 is OFF.
  • the output of the first storage element 340 is disconnected to output Q by transmission control gate 306 being OFF.
  • the cross-storage transmission gate 321 is OFF.
  • the current data stored in the second storage element 360 is passed through output transmission gate 312 to the inverter 307 to output Q as shown by arrow 886 when the clock CPD transitions from logic HIGH to logic LOW.
  • FIG. 9 is a waveform of FIG. 7 and FIG. 8 in the test mode.
  • the test enable input TE is HIGH and data D and output Q of the MSFF. Notice that the data on D is “launched” to output Q 912 , 922 on the rising clock edge 910 , 920 , as shown.
  • FIG. 10 is a circuit diagram 1000 of one embodiment of a reconfigurable DETFF to a MSFF with an extra latch. In normal mode operation, it is identical to DETFF-MSFF shown in FIGS. 3-5 . In this normal mode, the hold latch or a third storage element 1070 is disabled completely.
  • the circuit is broadly broken into two major sections, an input select section 1050 and a DET/MSFF section 1052 .
  • D input signal
  • TI Test Input
  • transmission gate 1001 or transmission gate 1013 is selected by the two control signals, TE and TEB, to pass either D or TI to line 1014 .
  • the transmission gates 1001 , 1013 are tri-state inverters.
  • the first storage element 1040 acts as completely disabled because output transmission gate 1006 is OFF.
  • the second storage element 1060 acts as master latch.
  • Two inverters 1003 and 1004 are coupled by lines 1034 and 1036 as shown to form the first storage element 1040 .
  • two inverters 1009 and 1010 are coupled by lines 1044 and 1046 as shown to form the second storage element 1040 .
  • the third storage element 1070 acts as a slave latch during test mode.
  • Two inverters 1021 and 1022 are coupled by lines 1026 and 1028 as shown to form the third storage element 1070 .
  • An input/output node 1020 of the third storage element 1070 is coupled to output Q through inverter 1007 .
  • the output Q changes at the rising edge of the clock CPD based on the input data TI setup to the rising edge of the clock CPD.
  • the first storage element 1052 is not connected to the output inverter 1007 through lines 1032 and 1038 because output transmission gate 1006 is OFF.
  • Inverter 1003 is connected to transmission gate 1002 by line 1030 .
  • the transmission gate 1002 , inverter 1003 and inverter 1005 of the first storage element 1052 are all ON in both the High Test Mode and Low Test Mode.
  • the feedback inverter 1004 is OFF in both the High Test Mode and Low Test Mode.
  • Feedback inverter 1004 is connected to the output of inverter 1003 by line 1034 in the first storage element 1040 . Also, an output from feedback inverter 1004 is coupled to the input of inverter 1003 by line 1036 . The specifics of this test mode are described next.
  • FIG. 11 is a circuit diagram of FIG. 10 in a test mode with the clock CPD at logic HIGH.
  • the test enable input TE is HIGH
  • data TI from input terminal is passed through transmission gate 1013 to line 1014 .
  • This is shown by arrow 1176 .
  • Feedback inverter 1022 in the third storage element 1070 is OFF.
  • Two inverters 1003 and 1004 are coupled by lines 1034 and 1036 , as shown, to form the first storage element 1040 .
  • two inverters 1009 and 1010 are coupled by lines 1044 and 1046 , as shown, to form the second storage element 1040 .
  • the output of the 1370 second storage element 1060 through inverter 1011 is connected through lines 1048 and 1020 to output inverter 1007 by transmission gate 1012 being ON. This is indicated by arrow 1184 . Also, output transmission gate 1006 is OFF so that the data stored in first storage element 1040 is not sent to output Q.
  • FIG. 12 is a circuit diagram of FIG. 10 in a test mode with the clock CPD at logic LOW.
  • the test enable input TE is HIGH
  • data D from input terminal is passed through transmission gate 1013 to line 1014 through transmission gate 1008 through line 1041 to inverter 1009 of the second storage element 1060 .
  • Inverter 1009 is connected to transmission gate 1008 by line 1041 .
  • Feedback inverter 1010 in the second storage element 1040 is OFF.
  • Feedback inverter 1010 is connected to the output of inverter 1009 by line 1044 in the second storage element 1060 .
  • an output from feedback inverter 1010 is coupled to the input of inverter 1009 by line 1046 .
  • the output inverter 1005 of the first storage element 1040 is coupled to the output transmission gate 1006 by line 1038 .
  • the output of the second storage element 1060 is disconnected to output Q by the output transmission gate 1012 being OFF.
  • the output transmission gate 1012 With the output transmission gate 1012 being OFF, the output of the third storage element 1070 is coupled to output Q. This is indicated by arrow 1286 .
  • Also output transmission gate 1006 is OFF so that the data through the first storage element is not sent to output Q.
  • FIG. 13 is a circuit diagram of one embodiment of a flip-flop to a reconfigurable dual-edge triggered flip-flop (DETFF) to a master-slave flip-flop (MSFF) of FIG. 3 with a hold latch.
  • DETFF reconfigurable dual-edge triggered flip-flop
  • MSFF master-slave flip-flop
  • the first storage element 340 acts as master latch and the second storage element 360 acts as slave latch.
  • the third storage element 1370 acts as a hold latch.
  • Two inverters 1322 and 1323 are coupled by lines 1326 and 1328 , as shown, to form the third storage element 1370 .
  • MSFF master-slave flip-flop
  • the output Q changes at the falling edge of the clock CPD based on the input data TI setup to the rising edge of the clock CPD.
  • FIG. 14 is a circuit diagram of FIG. 13 in a test mode with the clock CPD at logic HIGH.
  • the test enable input TE is HIGH
  • data TI from input terminal is passed through transmission gate 313 to line 314 .
  • Feedback inverter 304 in the first storage element 340 is ON. Transmission gate 308 is OFF so that TI on line 314 is not received by the second storage element 360 .
  • the output of the first storage element 340 is connected to the inverter 309 of the second storage element 360 through cross-storage transmission gate 321 . This is shown by arrow 1482 .
  • Feedback inverter 310 in the second storage element 360 is OFF.
  • Output transmission gate 312 is OFF, disconnecting the output of the second storage element 360 from output Q.
  • a value in the third storage element 1370 is passed to output Q indicated by arrow 1484 .
  • FIG. 15 is a circuit diagram of FIG. 13 in a test mode with the clock CPD at logic LOW.
  • the test enable input TE is HIGH
  • data TI from input terminal is passed through transmission gate 313 to line 314 through transmission gate 302 to inverter 303 of the first storage element 340 .
  • Feedback inverter 304 in the first storage element 340 is OFF.
  • Cross-storage transmission gate 321 is OFF, disconnecting the output of the first storage element 340 to the inverter 309 of the second storage element 360 .
  • Output transmission gate 312 is ON, forwarding the output of the second storage element 360 to output Q.
  • Inverter 1322 is ON and feedback inverter 1323 of the third storage element 1370 is OFF. This indicated by arrow 1586 .
  • FIG. 16 is a waveform of FIG. 14 and FIG. 15 in the test mode.
  • the test enable input TE is HIGH and data D and output Q of the MSFF. Notice that the data on D is “launched” only the falling clock edge 1620 , 1640 as shown.

Landscapes

  • Design And Manufacture Of Integrated Circuits (AREA)
  • Logic Circuits (AREA)

Abstract

A device (300, 1000) provides a dual-edge triggered flip-flop (DETFF) that is reconfigurable to a master-slave flip-flop (MSFF). The device includes a reconfigurable MUX-D flip-flop including two distinct circuit configurations. In a first configuration, two latches or storage elements (340, 360, 1040, 1060) are operating in series to provide a MUX-D flip-flop. In a second configuration, the storage elements (340, 360, 1040, 1060) are operating in parallel to provide a dual-edge triggered flip-flop (DETFF).

Description

CROSS-REFERENCE TO RELATED APPLICATION
This is a divisional of application Ser. No. 13/605,385, filed Sep. 6, 2012. The entire disclosure of prior application Ser. No. 13/605,385 is hereby incorporated by reference.
BACKGROUND
1. Field
This invention relates generally to integrated circuits and more particularly to reconfigurable flip-flops.
2. Related Art
Typically, flip-flops in IC circuits are single-edge triggered. Such flip-flops latch a state on either a positive edge transition of a clock (logical LOW, e.g., “0” to logical HIGH, e.g., “1” transition), or on a negative edge transition of the clock (“1” to “0” transition). A faster data rate and some power savings can be achieved if a state element is designed such that it latches the state on the positive as well as the negative edge of the clock. The type of flip-flop that latches on both the positive edge and negative edge of the clock is known as a dual-edge triggered flip-flop. FIG. 1 is a circuit diagram of a known single-edge triggered (SET) design 100. Shown in a series configuration starting from the left, an input passes through a control gate 102 being controlled by a complementary clock CK_B or CK 132. The output of the control gate 102 is fed to a master portion of the flip-flip, or a master latch, 104, and the output of the master latch 104 is fed to the control gate 106 controlled by clock CK 136. The output of the control gate 106 is fed to a slave latch 108. The corresponding single-edge clock signals shown in FIG. 2 for single-edge trigger are 200 and 250. Note that both the SET design 100 and the DET design 150 are edge-sensitive devices. The data storage in these edge-sensitive flip-flops occurs at specific edges of clock signals. In the SET design 100, data is “launched”, or moves forward, at each rising clock edge 212 and 216.
Also shown in FIG. 1 is a known double-edge triggered (DET) design 150 including complementary clocks CKD 182 and CKD_B 188. The corresponding clock signals 250, shown in FIG. 2 for dual-edge trigger, are 262 and 268. In the DET design 150, the input is fed to a de-multiplexer 152 to select between one of two parallel paths, master-slave 154 or slave-master 156, before going into a multiplexer 158.
During each clock period in the DET design 150, single-edge triggered flip-flops are triggered by, and store data at, only one edge—the rising edge 262 or the falling edge 268—of the clock signal. In the DET design 150, there are two data paths master-slave (M/S) 144 and slave-master (S/M) 142. The data flows through one of these two data paths 144, 142 depending on whether is it a rising or a falling clock edge 262 or 268, respectively. More specifically, for the rising clock edge 262, data flows through M/S 154; for the falling clock edge 268, data flows through S/M 156.
BRIEF DESCRIPTION OF THE DRAWINGS
The present invention is illustrated by way of example and is not limited by the accompanying figures, in which like references indicate similar elements. Elements in the figures are illustrated for simplicity and clarity and have not necessarily been drawn to scale.
FIG. 1 is a circuit diagram of a known single-edge triggered (SET) design and a dual-edge triggered (DET) design along.
FIG. 2 is a timing diagram of a half-rate clock and a full-rate clock corresponding to the known SET design and DET designs of FIG. 1.
FIG. 3 is a circuit diagram of a reconfigurable dual-edge triggered flip-flop (DET) to a master-slave flip-flop (MSFF), in accordance with one embodiment of the invention.
FIG. 4 is a circuit diagram of FIG. 3 in a normal mode clock HIGH operation.
FIG. 5 is a circuit diagram of FIG. 3 in a normal mode clock LOW operation.
FIG. 6 is a waveform of FIG. 4 and FIG. 5 in the normal mode.
FIG. 7 is a circuit diagram of FIG. 3 in a test mode HIGH operation.
FIG. 8 is a circuit diagram of FIG. 3 in a test mode LOW operation.
FIG. 9 is a waveform of FIG. 7 and FIG. 8 in the test mode.
FIG. 10 is a circuit diagram of a reconfigurable dual-edge triggered flip-flop (DETFF) to a master-slave flip-flop (MSFF) with a hold latch, in accordance with one embodiment of the invention.
FIG. 11 is a circuit diagram of FIG. 10 in a test mode HIGH operation with the hold latch.
FIG. 12 is a circuit diagram of FIG. 10 in a test mode LOW operation with the hold latch.
FIG. 13 is a circuit diagram of a reconfigurable dual-edge triggered flip-flop (DETFF) to a master-slave flip-flop (MSFF) of FIG. 3 with a hold latch, in accordance with one embodiment of the invention.
FIG. 14 is a circuit diagram of FIG. 13 in a test mode HIGH operation with the hold latch.
FIG. 15 is a circuit diagram of FIG. 13 in a test mode LOW operation with the hold latch.
FIG. 16 is a waveform of FIG. 14 and FIG. 15 in the test mode.
 DETAILED DESCRIPTION
The term “coupled,” as used herein, is defined as “connected,” and encompasses the coupling of devices that may be physically, electrically or communicatively connected (according to context), although the coupling may not necessarily be directly, and not necessarily be mechanically. The term “configured to” describes hardware, software or a combination of hardware and software that is adapted to, set up, arranged, built, composed, constructed, designed or that has any combination of these characteristics to carry out a given function. The term “adapted to” describes hardware, software or a combination of hardware and software that is capable of, able to accommodate, to make, or that is suitable to carry out a given function. The term “transmission gate” is any switch or electrical component capable of interrupting current flow in a circuit.
Electronic devices use variety of integrated circuits (ICs). In addition to physical circuit size and speed trade-offs, IC designers give power consumption strong considerations. For example, handheld electronic devices include ICs to implement user interfaces for receiving user instructions and handling the electronic processing of those instructions. These handheld electronic devices require low power designs. Clock distribution networks in handheld devices can account for significant power consumption. Further, as the complexity of the implementation increases, the system of digital ICs becomes more sophisticated. In turn, as digital devices become more sophisticated, the task of designing, testing, and debugging the digital systems implementing the devices becomes more difficult. Thus, validation of a system design and verification of the proper functionality of the system has become an important factor in the development of computer technology.
Mechanisms to observe the sequential logic state of an integrated circuit (IC) on a tester, or in a system, are critical to debugging operations. The observation is typically achieved when the IC is exercising its intended functionality on the tester or the system. To observe the logical state of any digital IC, the state elements need to have scan capability. Scan capability refers to the inclusion of an alternative path used to control and/or observe the state of a state element.
A device is described to provide a reconfigurable dual-edge triggered flip-flop (DETFF) to a master-slave flip-flop (MSFF). More specifically, the device is a reconfigurable MUX-D flip-flop including two distinct circuit configurations. In a first configuration, two latches or two storage elements of the circuit are operating in series to provide a MSFF. In the second configuration, the storage elements are operating in parallel to provide a DETFF.
EXAMPLE 1 Reconfigurable DETFF to a MSFF
Referring to FIG. 3, a circuit diagram of one embodiment of a reconfigurable DETFF to a MSFF circuit 300 is shown. The circuit is broadly broken into two major sections, an input select section 350 and a DETFF/MSFF section 352. In the input select section 350, two control signals, Test Enable (TE) and Test Enable BAR (TEB= TE), are used to control selection of either input signal D (Data) or TI (Test Input) to pass through to line 314. Specifically, either transmission gate 301 or transmission gate 313 is selected by the two control signals, TE and TEB, to pass either D or TI to line 314. The transmission gates 301, 313, in one example, are tri-state inverters.
Next, the set of control signals TE and Clock (CPD) are used to control the rest of the circuit. More specifically, inverter gate 364 has TE as an input and produces TEB as the output. Inputs TEB and CPD to Boolean NAND gate 315 to produce CPTEB= TER·CPD. This is further inverted by inverter gate 316 to produce CPTEBB=CPTEB BAR= CPTEB. Another NAND gate 317 has inputs TE and CPD to produce CPTB= TE·CPD and a inverter gate 318 to produce CPTBB= CPTB. Two inverter gates 319 and 320 produce CPDB= CPD and CPDBB= CPDB respectively. A summary of all the control signals for the DETFF/MSFF section 352 is as follows:
Control Signals in the Input Select Section 350
D=Data
TI=Test Input
TE=Test Enable
TEB=Test Enable BAR= TE
CPD=CLOCK
CPTEB=CPTE BAR= TEB·CPD
CPTEBB=CPTEB BAR= CPTE
CPTB= TE·CPD
CPTBB=CPTB BAR= CPTB
CPDB= CPD
CPDBB=CPD BAR= CPDB
Normal Modes—Dual-Edge Triggered Flip-Flop (DETFF) Section 352
The normal modes of operation will now be described, followed by a description of the test modes of operation MSFF and DETFF in the DETFF/MSFF section 352.
MSFF (Normal Mode)—HIGH
It is important to note that in the figures identical reference numerals refer to identical features through several views. Gates and inverters that are “partially illustrated” denote a logical OFF state. For example, the partially illustrated transmission gate 302 in FIG. 4 is OFF. In contrast, the transmission gate 302 in FIG. 5 is ON. Furthermore, an arrow in FIG. 4 labeled “NEW DATA” 314 denotes a data value D being stored in a storage element. The arrow labeled “CURRENT DATA” 480 in FIG. 4 denotes a data value being sent to the output Q. The term “coupled” as used herein, is defined as “connected” although not necessarily directly. The term “line” denotes electrically coupled as through a conductor or circuit trace.
Starting with the normal modes, FIG. 4 is a circuit diagram of FIG. 3 in a normal mode with the clock CPD at logic HIGH. Note that each control line throughout the figures is labeled as either “H” for logic HIGH or “L” for logic LOW. With the normal operation, the test enable input TE is LOW, data D from input terminal is passed through inverter gate 301 to line 314 through transmission gate 308 by line 341 to inverter 309 of the second storage element 360. The output of inverter 309 is coupled to output inverter 311 by line 342. This is shown by arrow 472. Feedback inverter 310 is connected to the output of inverter 309 by line 344 in the second storage element 360. The feedback inverter 310 is OFF. Also, an output from feedback inverter 310 is coupled to the input of inverter 309 by line 346. The output inverter 311 of the second storage element 360 is coupled to the output transmission gate 312 by line 348. The output Q is disconnected to the output inverter 311 by output transmission gate 312 being OFF. Also in the normal mode, the cross-storage transmission gate 321 coupled by lines 338 and 323 to the input of the second storage element 360 is OFF. The current data stored in the first storage element 340 is passed through output transmission gate 306 to output Q as shown by arrow 480 when the clock CPD transitions from logic HIGH to logic LOW.
MSFF (Normal Mode)—LOW
FIG. 5 is a circuit diagram of FIG. 3 in a normal mode with the clock CPD at logic LOW. With the normal operation, the test enable input TE is LOW, data D from input terminal is passed through transmission gate 301 to line 314 through transmission gate 302 by line 330 to inverter 303 of the first storage element 340. The output of inverter 303 is coupled to output inverter 305 by line 332. This is shown by arrow 574. Feedback inverter 304 is connected to the output of inverter 303 by line 334 in the first storage element 340. The feedback inverter 304 is OFF. Also, an output from feedback inverter 340 is coupled to the input of inverter 303 by line 336. The output inverter 305 of the first storage element 340 is coupled to the output transmission gate 306 by line 338. The output inverter 305 of the first storage element 340 is disconnected to output Q by output transmission gate 306 being OFF. The cross-storage transmission gate 321 used for test mode is OFF. The current data stored in the second storage element 360 is passed through output transmission gate 312 to output Q as shown by arrow 582 when the clock CPD transitions from logic LOW to logic HIGH.
MSFF (Normal Mode)—Waveform
FIG. 6 illustrates a waveform of the clock signal CPD. In FIG. 6 the test enable input TE is LOW. Notice that the data on D is “launched” to the output Q 612, 622 and 632 on both the rising clock edge 610, 630 as well as the falling clock edge 620 as shown.
Test Modes—Master-Slave Flip-Flop (MSFF)
Generally, in the test mode, the first storage element 340 acts as a master latch and the second storage element 360 acts as slave latch. This forms a master-slave flip-flop (MSFF). The output Q changes at the rising edge of the clock CPD based on the input data D setup to the rising edge of the clock CPD. The specifics of this test mode are now described.
DETFF (Test Mode)—HIGH
FIG. 7 is a circuit diagram of FIG. 3 in a test mode with the clock CPD at logic HIGH. With the test operation, the test enable input TE is HIGH, data TI from input terminal is passed through transmission gate 313 to line 314 this is shown by arrow 776. Feedback inverter 304 in the first storage element 340 is ON. The output of the first storage element 340 is disconnected to output Q by transmission gate 306 being OFF. In this test mode with the clock CPD at logic HIGH, the cross-storage transmission gate 321 is ON. The current data stored in the first storage element 340 is passed through cross-storage transmission gate 321 to the inverter 309 in the second storage element 360 is passed through output transmission gate 312 to output Q as shown by arrow 784 when the clock CPD transitions from logic LOW to logic HIGH.
DETFF (Test Mode)—LOW
FIG. 8 is a circuit diagram of FIG. 3 in a test mode with the clock CPD at logic LOW. With the test operation, the test enable input TE is HIGH, data D from input terminal is passed through transmission gate 313 to line 314 through transmission gate 302 to inverter 303 of the first storage element 340. This is shown by arrow 878. Feedback inverter 304 in the first storage element 340 is OFF. The output of the first storage element 340 is disconnected to output Q by transmission control gate 306 being OFF. In this test mode, the cross-storage transmission gate 321 is OFF. The current data stored in the second storage element 360 is passed through output transmission gate 312 to the inverter 307 to output Q as shown by arrow 886 when the clock CPD transitions from logic HIGH to logic LOW.
DETFF (Test Mode)—Waveform
FIG. 9 is a waveform of FIG. 7 and FIG. 8 in the test mode. The test enable input TE is HIGH and data D and output Q of the MSFF. Notice that the data on D is “launched” to output Q 912, 922 on the rising clock edge 910, 920, as shown.
EXAMPLE 2 Reconfigurable DETFF to a MSFF with Extra Latch
FIG. 10 is a circuit diagram 1000 of one embodiment of a reconfigurable DETFF to a MSFF with an extra latch. In normal mode operation, it is identical to DETFF-MSFF shown in FIGS. 3-5. In this normal mode, the hold latch or a third storage element 1070 is disabled completely.
The circuit is broadly broken into two major sections, an input select section 1050 and a DET/MSFF section 1052. In the input select section 1050, two control signals, Test Enable (TE) and Test Enable BAR (TEB= TE), are used to control selection of either input signal D (Data) or TI (Test Input) to pass through to line 1014. Specifically, either transmission gate 1001 or transmission gate 1013 is selected by the two control signals, TE and TEB, to pass either D or TI to line 1014. The transmission gates 1001, 1013, in one example, are tri-state inverters.
Next, the set of control signals TE and Clock (CPD) are used to control the rest of the circuit. More specifically, inverter gate 1064 has TE as an input and produces TEB as the output. Inputs TE and CPD to Boolean NOR gate 1015 produce CPTEB= TE+CPD. This is further inverted by inverter gate 1016 to produce CPTEBB=CPTEB BAR= CPTEB. Another NOR gate 1017 has inputs TEB and CPD to produce CPTB= TEB+CPD and an inverter gate 1018 to produce CPTBB= CPTB. Two Inverter gate s 1019 and 1029 produce CPDB= CPD and CPDBB= CPDB respectively. A summary of all the control signals for the DET/MSFF section 1052 is as follows:
Control Signals in the Input Select Section 1050
D=Data
TI=Test Input
TE=Test Enable
TEB=Test Enable BAR= TE
CPD=CLOCK
CPTEB= TE+CPD
CPTEBB=CPTEB BAR= CPTEB
CPTB= TEB+CPD
CPDB= CPD
CPDBB=CPD BAR= CPDB
MSFF (Test Modes)
Generally, in the test mode, the first storage element 1040 acts as completely disabled because output transmission gate 1006 is OFF. The second storage element 1060 acts as master latch. Two inverters 1003 and 1004 are coupled by lines 1034 and 1036 as shown to form the first storage element 1040. Likewise, two inverters 1009 and 1010 are coupled by lines 1044 and 1046 as shown to form the second storage element 1040. This forms a master-slave flip-flop (MSFF) in section 1052. The third storage element 1070 acts as a slave latch during test mode. Two inverters 1021 and 1022 are coupled by lines 1026 and 1028 as shown to form the third storage element 1070. An input/output node 1020 of the third storage element 1070 is coupled to output Q through inverter 1007. The output Q changes at the rising edge of the clock CPD based on the input data TI setup to the rising edge of the clock CPD. In both the High Test Mode and Low Test Mode, the first storage element 1052 is not connected to the output inverter 1007 through lines 1032 and 1038 because output transmission gate 1006 is OFF. Inverter 1003 is connected to transmission gate 1002 by line 1030. The transmission gate 1002, inverter 1003 and inverter 1005 of the first storage element 1052 are all ON in both the High Test Mode and Low Test Mode. The feedback inverter 1004 is OFF in both the High Test Mode and Low Test Mode. Feedback inverter 1004 is connected to the output of inverter 1003 by line 1034 in the first storage element 1040. Also, an output from feedback inverter 1004 is coupled to the input of inverter 1003 by line 1036. The specifics of this test mode are described next.
MSFF (Test Mode)—HIGH
FIG. 11 is a circuit diagram of FIG. 10 in a test mode with the clock CPD at logic HIGH. With the test operation, the test enable input TE is HIGH, data TI from input terminal is passed through transmission gate 1013 to line 1014. This is shown by arrow 1176. Feedback inverter 1022 in the third storage element 1070 is OFF. Two inverters 1003 and 1004 are coupled by lines 1034 and 1036, as shown, to form the first storage element 1040. Likewise, two inverters 1009 and 1010 are coupled by lines 1044 and 1046, as shown, to form the second storage element 1040. The output of the 1370 second storage element 1060 through inverter 1011 is connected through lines 1048 and 1020 to output inverter 1007 by transmission gate 1012 being ON. This is indicated by arrow 1184. Also, output transmission gate 1006 is OFF so that the data stored in first storage element 1040 is not sent to output Q.
MSFF (Test Mode)—LOW
FIG. 12 is a circuit diagram of FIG. 10 in a test mode with the clock CPD at logic LOW. With the test operation, the test enable input TE is HIGH, data D from input terminal is passed through transmission gate 1013 to line 1014 through transmission gate 1008 through line 1041 to inverter 1009 of the second storage element 1060. This is shown by arrow 1278. Inverter 1009 is connected to transmission gate 1008 by line 1041. Feedback inverter 1010 in the second storage element 1040 is OFF. Feedback inverter 1010 is connected to the output of inverter 1009 by line 1044 in the second storage element 1060. Also, an output from feedback inverter 1010 is coupled to the input of inverter 1009 by line 1046. The output inverter 1005 of the first storage element 1040 is coupled to the output transmission gate 1006 by line 1038. The output of the second storage element 1060 is disconnected to output Q by the output transmission gate 1012 being OFF. With the output transmission gate 1012 being OFF, the output of the third storage element 1070 is coupled to output Q. This is indicated by arrow 1286. Also output transmission gate 1006 is OFF so that the data through the first storage element is not sent to output Q.
EXAMPLE 3 Reconfigurable DETFF to a MSFF with Hold Latch
FIG. 13 is a circuit diagram of one embodiment of a flip-flop to a reconfigurable dual-edge triggered flip-flop (DETFF) to a master-slave flip-flop (MSFF) of FIG. 3 with a hold latch. In normal mode operation, it is identical to the DETFF-MSFF shown in FIGS. 3-5. In this normal mode, the hold latch, or a third storage element 1370, is disabled completely.
Test Modes—Master-Slave Flip-Flop (MSFF)
Generally, in the test mode, the first storage element 340 acts as master latch and the second storage element 360 acts as slave latch. The third storage element 1370 acts as a hold latch. Two inverters 1322 and 1323 are coupled by lines 1326 and 1328, as shown, to form the third storage element 1370. This forms a master-slave flip-flop (MSFF) with Hold Latch. The output Q changes at the falling edge of the clock CPD based on the input data TI setup to the rising edge of the clock CPD.
DETFF (Test Mode)—HIGH
FIG. 14 is a circuit diagram of FIG. 13 in a test mode with the clock CPD at logic HIGH. With the test operation, the test enable input TE is HIGH, data TI from input terminal is passed through transmission gate 313 to line 314. This is shown by arrow 1476. Feedback inverter 304 in the first storage element 340 is ON. Transmission gate 308 is OFF so that TI on line 314 is not received by the second storage element 360. The output of the first storage element 340 is connected to the inverter 309 of the second storage element 360 through cross-storage transmission gate 321. This is shown by arrow 1482. Feedback inverter 310 in the second storage element 360 is OFF. Output transmission gate 312 is OFF, disconnecting the output of the second storage element 360 from output Q. A value in the third storage element 1370 is passed to output Q indicated by arrow 1484.
DETFF (Test Mode)—LOW
FIG. 15 is a circuit diagram of FIG. 13 in a test mode with the clock CPD at logic LOW. With the test operation, the test enable input TE is HIGH, data TI from input terminal is passed through transmission gate 313 to line 314 through transmission gate 302 to inverter 303 of the first storage element 340. This is shown by arrow 1578. Feedback inverter 304 in the first storage element 340 is OFF. Cross-storage transmission gate 321 is OFF, disconnecting the output of the first storage element 340 to the inverter 309 of the second storage element 360. Output transmission gate 312 is ON, forwarding the output of the second storage element 360 to output Q. Inverter 1322 is ON and feedback inverter 1323 of the third storage element 1370 is OFF. This indicated by arrow 1586.
DETFF (Test Mode)—Waveform
FIG. 16 is a waveform of FIG. 14 and FIG. 15 in the test mode. The test enable input TE is HIGH and data D and output Q of the MSFF. Notice that the data on D is “launched” only the falling clock edge 1620, 1640 as shown.
Although the invention has been described with respect to specific conductivity types or polarity of potentials, skilled artisans appreciated that conductivity types and polarities of potentials may be reversed.
The specification and figures are to be regarded in an illustrative rather than a restrictive sense, and all such modifications are intended to be included within the scope of the present invention. Any benefits, advantages or solutions to problems described herein with regard to specific embodiments are not intended to be construed as a critical, required or essential feature or element of any or all the claims. Unless stated otherwise, terms such as “first” and “second” are used to arbitrarily distinguish between the elements such terms describe. Thus, these terms are not necessarily intended to indicate temporal or other prioritization of such elements. Note that the term “couple” has been used to denote that one or more additional elements may be interposed between two elements that are coupled.
Although the invention is described herein with reference to specific embodiments, various modifications and changes can be made without departing from the scope of the present invention as set forth in the claims below.

Claims (20)

What is claimed is:
1. A reconfigurable flip-flop circuit, comprising:
an input;
a common output;
a first storage element including an input electrically coupled to the input through at least a first storage element input switch, and an output electrically coupled to a first storage element output switch;
a second storage element including an input electrically coupled to the input through at least a second storage element input switch, and an output electrically coupled to a second storage element output switch;
a third storage element including an input/output node electrically coupled to the second storage element output switch, and the input/output node electrically coupled to the common output; and
control circuitry, the control circuitry configured such that during a first mode of operating, the control circuitry configures each of the first storage element and the second storage element to operate as a latch in a dual-edge triggered flip-flop, and during a second mode of operating, the control circuitry configures the second storage element to operate as a latch in a master-slave flip-flop,
wherein during the first mode of operating, the control circuitry couples in parallel the first storage element and the second storage element, and
wherein the first storage element output switch and the second storage element output switch are coupled to the common output.
2. The reconfigurable flip-flop circuit of claim 1, wherein the input further comprises
a first inverter disposed between a data input and the input, and
a second inverter disposed between a test input and the input,
wherein the control circuitry selectively controls whether information from the data input or the test input is transmitted to the input.
3. The reconfigurable flip-flop circuit of claim 1,
wherein the first storage element further includes:
at least a first inverter including an input electrically coupled to the input and an output, and
at least a second inverter including an input electrically coupled to the output of the first inverter and an output electrically coupled to the input of the first inverter;
wherein the second storage element further includes:
at least a third inverter including an input electrically coupled to the input and an output, and
at least a fourth inverter including an input electrically coupled to the output of the third inverter and an output electrically coupled to the input of the third inverter; and
wherein the third storage element further includes:
at least a fifth inverter including an input electrically coupled to the common output and an output, and
at least a sixth inverter including an input electrically coupled to the output of the fifth inverter and an output electrically coupled to the input of the fifth inverter.
4. The reconfigurable flip-flop circuit of claim 2, wherein the first storage element further includes:
at least a first inverter including an input electrically coupled to the input and an output, and
at least a second inverter including an input electrically coupled to the output of the first inverter and an output electrically coupled to the input of the first inverter.
5. The reconfigurable flip-flop circuit of claim 4, wherein the second storage element further includes:
at least a third inverter including an input electrically coupled to the input, and an output, and
at least a fourth inverter including an input electrically coupled to the output of the third inverter and an output electrically coupled to the input of the third inverter.
6. The reconfigurable flip-flop circuit of claim 5, wherein the third storage element includes
an input/output node electrically coupled to the second storage element output switch, and
the input/output node electrically coupled to the common output, thereby operating as a hold latch during the first mode of operating.
7. A reconfigurable flip-flop circuit, comprising:
an input;
a common output;
a first storage element including an input electrically coupled to the input through at least a first storage element input switch, and an output electrically coupled to a first storage element output switch;
a second storage element including an input electrically coupled to the input through at least a second storage element input switch, and an output electrically coupled to a second storage element output switch;
a third storage element including an input/output node electrically coupled to the second storage element output switch, and the input/output node electrically coupled to the common output;
control circuitry that configures each of the first storage element and the second storage element to operate as a latch in a dual-edge triggered flip-flop during a first mode of operating, and that configures the second storage element to operate as a latch in a master-slave flip-flop during a second mode of operating; and
a cross-storage element switch with a first terminal and a second terminal, the first terminal electrically coupled to the output of the first storage element and the second terminal electrically coupled to the input of the second storage element,
wherein the first storage element output switch and the second storage element output switch are coupled to the common output.
8. The reconfigurable flip-flop circuit of claim 7, wherein the input further comprises
a first inverter disposed between a data input and the input, and
a second inverter disposed between a test input and the input,
wherein the control circuitry selectively controls whether information from the data input or the test input is transmitted to the input.
9. The reconfigurable flip-flop circuit of claim 7,
wherein the first storage element further includes:
at least a first inverter including an input electrically coupled to the input and an output, and
at least a second inverter including an input electrically coupled to the output of the first inverter and an output electrically coupled to the input of the first inverter;
wherein the second storage element further includes:
at least a third inverter including an input electrically coupled to the input and an output, and
at least a fourth inverter including an input electrically coupled to the output of the third inverter and an output electrically coupled to the input of the third inverter; and
wherein the third storage element further includes:
at least a fifth inverter including an input electrically coupled to the common output and an output, and
at least a sixth inverter including an input electrically coupled to the output of the fifth inverter and an output electrically coupled to the input of the fifth inverter.
10. The reconfigurable flip-flop circuit of claim 8, wherein the first storage element further includes:
at least a first inverter including an input electrically coupled to the input and an output, and
at least a second inverter including an input electrically coupled to the output of the first inverter and an output electrically coupled to the input of the first inverter.
11. The reconfigurable flip-flop circuit of claim 10, wherein the second storage element further includes:
at least a third inverter including an input electrically coupled to the input, and an output, and
at least a fourth inverter including an input electrically coupled to the output of the third inverter and an output electrically coupled to the input of the third inverter.
12. The reconfigurable flip-flop circuit of claim 11, wherein the third storage element includes
an input/output node electrically coupled to the second storage element output switch, and
the input/output node electrically coupled to the common output, thereby operating as a hold latch during the first mode of operating.
13. A reconfigurable flip-flop circuit, comprising:
an input;
a common output;
a first storage element including an input electrically coupled to the input through at least a first storage element input switch, and an output electrically coupled to a first storage element output switch;
a second storage element including an input electrically coupled to the input through at least a second storage element input switch, and an output electrically coupled to a second storage element output switch;
a third storage element including an input/output node electrically coupled to the second storage element output switch, and the input/output node electrically coupled to the common output;
control circuitry that configures each of the first storage element and the second storage element to operate as a latch in a dual-edge triggered flip-flop during a first mode of operating, and that configures the second storage element to operate as a latch in a master-slave flip-flop during a second mode of operating; and
a cross-storage element switch with a first terminal and a second terminal, the first terminal electrically coupled to the output of the first storage element and the second terminal electrically coupled to the input of the second storage element,
wherein during the first mode of operating, the control circuitry couples in parallel the first storage element and the second storage element, and during the second mode of operating, the control circuitry couples in series the first storage element and the second storage element through at least the cross-storage element switch.
14. The reconfigurable flip-flop circuit of claim 13, wherein the input further comprises
a first inverter disposed between a data input and the input, and
a second inverter disposed between a test input and the input,
wherein the control circuitry selectively controls whether information from the data input or the test input is transmitted to the input.
15. The reconfigurable flip-flop circuit of claim 13, wherein the first storage element further includes:
at least a first inverter including an input electrically coupled to the input and an output, and
at least a second inverter including an input electrically coupled to the output of the first inverter and an output electrically coupled to the input of the first inverter.
16. The reconfigurable flip-flop circuit of claim 15, wherein the second storage element further includes:
at least a third inverter including an input electrically coupled to the input and an output, and
at least a fourth inverter including an input electrically coupled to the output of the third inverter and an output electrically coupled to the input of the third inverter.
17. The reconfigurable flip-flop circuit of claim 16, wherein the third storage element further includes:
at least a fifth inverter including an input electrically coupled to the common output and an output, and
at least a sixth inverter including an input electrically coupled to the output of the fifth inverter and an output electrically coupled to the input of the fifth inverter.
18. The reconfigurable flip-flop circuit of claim 13, wherein the first storage element further includes:
at least a first inverter including an input electrically coupled to the input and an output, and
at least a second inverter including an input electrically coupled to the output of the first inverter and an output electrically coupled to the input of the first inverter.
19. The reconfigurable flip-flop circuit of claim 18, wherein the second storage element further includes:
at least a third inverter including an input electrically coupled to the input, and an output, and
at least a fourth inverter including an input electrically coupled to the output of the third inverter and an output electrically coupled to the input of the third inverter.
20. The reconfigurable flip-flop circuit of claim 19, wherein the third storage element includes
an input/output node electrically coupled to the second storage element output switch, and
the input/output node electrically coupled to the common output, thereby operating as a hold latch during the first mode of operating.
US13/927,936 2012-09-06 2013-06-26 Reconfigurable flip-flop Expired - Fee Related US9124262B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US13/927,936 US9124262B2 (en) 2012-09-06 2013-06-26 Reconfigurable flip-flop

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US13/605,385 US8493121B1 (en) 2012-09-06 2012-09-06 Reconfigurable flip-flop
US13/605,382 US10221084B1 (en) 2011-09-06 2012-09-06 Headworks and dewatering
US13/927,936 US9124262B2 (en) 2012-09-06 2013-06-26 Reconfigurable flip-flop

Related Parent Applications (2)

Application Number Title Priority Date Filing Date
US13/605,385 Division US8493121B1 (en) 2012-09-06 2012-09-06 Reconfigurable flip-flop
US13/605,382 Division US10221084B1 (en) 2011-09-06 2012-09-06 Headworks and dewatering

Publications (2)

Publication Number Publication Date
US20140062560A1 US20140062560A1 (en) 2014-03-06
US9124262B2 true US9124262B2 (en) 2015-09-01

Family

ID=48792350

Family Applications (2)

Application Number Title Priority Date Filing Date
US13/605,385 Active US8493121B1 (en) 2012-09-06 2012-09-06 Reconfigurable flip-flop
US13/927,936 Expired - Fee Related US9124262B2 (en) 2012-09-06 2013-06-26 Reconfigurable flip-flop

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US13/605,385 Active US8493121B1 (en) 2012-09-06 2012-09-06 Reconfigurable flip-flop

Country Status (1)

Country Link
US (2) US8493121B1 (en)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9176522B1 (en) * 2014-05-02 2015-11-03 Freescale Semiconductor, Inc. Dual-edge gated clock signal generator
US9231573B2 (en) 2014-05-30 2016-01-05 Taiwan Semiconductor Manufacturing Company, Ltd. Delay controlling circuit for driving circuit, driving circuit having delay controlling circuit, and method of operating driving circuit
KR102280526B1 (en) 2014-12-08 2021-07-21 삼성전자주식회사 Low-power small-area high-speed master-slave flip-flop circuit and devices having the same
KR102424450B1 (en) * 2016-02-22 2022-07-25 에스케이하이닉스 주식회사 Input output circuit and integrated circuit using the same
US11764766B2 (en) * 2020-07-31 2023-09-19 Taiwan Semiconductor Manufacturing Company, Ltd. Flip flop circuit
CN115085718A (en) * 2022-08-22 2022-09-20 上海韬润半导体有限公司 Data selector
US20250192784A1 (en) * 2023-12-12 2025-06-12 Qualcomm Incorporated Dual-edge-triggered flip-flops including scan, reset, and data retention features

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6064246A (en) * 1996-10-15 2000-05-16 Kabushiki Kaisha Toshiba Logic circuit employing flip-flop circuit
US6911845B2 (en) * 2003-04-02 2005-06-28 Stmicroelectronics, Inc. Pulse triggered static flip-flop having scan test
US6938225B2 (en) 2002-09-04 2005-08-30 Intel Corporation Scan design for double-edge-triggered flip-flops
US7082560B2 (en) 2002-05-24 2006-07-25 Sun Microsystems, Inc. Scan capable dual edge-triggered state element for application of combinational and sequential scan test patterns
US7278074B2 (en) 2005-01-26 2007-10-02 Intel Corporation System and shadow circuits with output joining circuit
US7596762B1 (en) 2006-02-27 2009-09-29 Linerock Investments Ltd. System and method for installing image editing toolbars in standard image viewers
US20100052756A1 (en) * 2008-09-04 2010-03-04 Sun Microsystems, Inc. Low power and soft error hardened dual edge triggered flip flop
US20120032720A1 (en) 2009-05-14 2012-02-09 Freescale Semiconductor, Imc. Method for power reduction and a device having power reduction capabilities

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7596732B2 (en) * 2005-06-30 2009-09-29 Texas Instruments Incorporated Digital storage element architecture comprising dual scan clocks and gated scan output

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6064246A (en) * 1996-10-15 2000-05-16 Kabushiki Kaisha Toshiba Logic circuit employing flip-flop circuit
US7082560B2 (en) 2002-05-24 2006-07-25 Sun Microsystems, Inc. Scan capable dual edge-triggered state element for application of combinational and sequential scan test patterns
US6938225B2 (en) 2002-09-04 2005-08-30 Intel Corporation Scan design for double-edge-triggered flip-flops
US6911845B2 (en) * 2003-04-02 2005-06-28 Stmicroelectronics, Inc. Pulse triggered static flip-flop having scan test
US7278074B2 (en) 2005-01-26 2007-10-02 Intel Corporation System and shadow circuits with output joining circuit
US7596762B1 (en) 2006-02-27 2009-09-29 Linerock Investments Ltd. System and method for installing image editing toolbars in standard image viewers
US20100052756A1 (en) * 2008-09-04 2010-03-04 Sun Microsystems, Inc. Low power and soft error hardened dual edge triggered flip flop
US20120032720A1 (en) 2009-05-14 2012-02-09 Freescale Semiconductor, Imc. Method for power reduction and a device having power reduction capabilities

Non-Patent Citations (8)

* Cited by examiner, † Cited by third party
Title
Afghani et al., "Double Edge-Triggered D-Flip-Flops for High-Speed CMOS Circuits", IEEE Journal of Solid-State Circuits, Aug. 1991, pp. 1168-1170, vol. 26, No. 8, IEEE, US.
Hossain et al., "Low Power Design Using Double Edge Triggered Flip-Flops", IEEE Transactions on Very Large Scale Integration Systems, Jun. 1994, pp. 261-265, vol. 2, No. 2, IEEE, US.
Johnson et al., "A Single Latch, High-Speed Double-Edge Triggered Flip-Flop (DETFF)", 2001, pp. 189-192, ISBN 0-7803-7057-0/01, IEEE, US.
Mishra et al., "High Performance Double Edge-Triggered Flip-Flop Using a Merged Feedback Technique", IEE Proceedings on Circuits, Devices and Systems, Dec. 2000, pp. 363-368, vol. 147, No. 6, Institution of Engineering and Technology (IET), UK.
Nedovic et al., "Dual-Edge Triggered Storage Elements and Clocking Strategy for Low-Power Systems", IEEE Transactions on Very Large Scale Integration Systems, May 2005, pp. 577-590, vol. 13, No. 5, IEEE, US.
Pedram et al., "A New Design of Double Edge Triggered Flip-Flops", Proceedings of 1998 Asia and South Pacific Design Automation Conference, Feb. 10-13, 1998, pp. 417-421, ISBN 0-7803-4425-1/98, IEEE, US.
Phyu et al., "Power-Efficient Explicit-Pulsed Dual-Edge Triggered Sense-Amplifier Flip-Flops", IEEE Transactions on Very Large Scale Integration Systems, Jan. 2011, pp. 1-9, vol. 19, No. 1, IEEE, US.
Ramaraju, Ravindraraj, "Double Edge Triggered Flip Flop", U.S. Appl. No. 13/150,322, filed Jun. 1, 2011.

Also Published As

Publication number Publication date
US8493121B1 (en) 2013-07-23
US20140062560A1 (en) 2014-03-06

Similar Documents

Publication Publication Date Title
US9124262B2 (en) Reconfigurable flip-flop
US9331680B2 (en) Low power clock gated flip-flops
CN102487270B (en) Flip-flop circuit
US6720813B1 (en) Dual edge-triggered flip-flop design with asynchronous programmable reset
US8766663B2 (en) Implementing linearly weighted thermal coded I/O driver output stage calibration
CN102970013B (en) Resetting method and resetting control device of register inside chip based on scanning chain
US9059687B2 (en) Flip-flop having shared feedback and method of operation
CN103208980B (en) A kind of window voltage comparison means
US8143929B2 (en) Flip-flop having shared feedback and method of operation
CN102201800B (en) Integrated circuit and method of operation thereof
TWI462476B (en) Circuit, method, and means for high performance pulsed storage
CN106169921B (en) Conditional pulse generator circuit for low power pulse triggered flip-flops
JP6577366B2 (en) Scan chains in integrated circuits
US10060971B2 (en) Adjusting latency in a scan cell
US7233184B1 (en) Method and apparatus for a configurable latch
US8525566B2 (en) Glitch hardened flop repeater
US9698762B2 (en) Flip-flop structure
US8643421B1 (en) Implementing low power, single master-slave elastic buffer
CN103310853A (en) Power supply switching circuit with built-in self test
US20100321063A1 (en) Integrated circuit and standard cell for an integrated circuit
US8497722B2 (en) SR flip-flop
EP2184852A1 (en) Latch circuit including data input terminal and scan data input terminal, and semiconductor device and control method
US20110316616A1 (en) Semiconductor integrated circuit for controlling power supply
CN103731142A (en) Multi-mode frequency divider
US20100102867A1 (en) Sense amplifier based flip-flop

Legal Events

Date Code Title Description
AS Assignment

Owner name: CITIBANK, N.A., AS NOTES COLLATERAL AGENT, NEW YOR

Free format text: SUPPLEMENT TO IP SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:031248/0627

Effective date: 20130731

Owner name: CITIBANK, N.A., AS NOTES COLLATERAL AGENT, NEW YOR

Free format text: SUPPLEMENT TO IP SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:031248/0698

Effective date: 20130731

Owner name: CITIBANK, N.A., AS NOTES COLLATERAL AGENT, NEW YOR

Free format text: SUPPLEMENT TO IP SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:031248/0510

Effective date: 20130731

Owner name: CITIBANK, N.A., AS COLLATERAL AGENT, NEW YORK

Free format text: SUPPLEMENT TO IP SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:031248/0750

Effective date: 20130731

AS Assignment

Owner name: CITIBANK, N.A., AS NOTES COLLATERAL AGENT, NEW YORK

Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:031591/0266

Effective date: 20131101

Owner name: CITIBANK, N.A., AS NOTES COLLATERAL AGENT, NEW YOR

Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:031591/0266

Effective date: 20131101

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STCF Information on status: patent grant

Free format text: PATENTED CASE

AS Assignment

Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS

Free format text: PATENT RELEASE;ASSIGNOR:CITIBANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:037357/0804

Effective date: 20151207

Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS

Free format text: PATENT RELEASE;ASSIGNOR:CITIBANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:037357/0819

Effective date: 20151207

Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS

Free format text: PATENT RELEASE;ASSIGNOR:CITIBANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:037357/0844

Effective date: 20151207

AS Assignment

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND

Free format text: ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:037445/0592

Effective date: 20151207

AS Assignment

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND

Free format text: ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:037518/0292

Effective date: 20151207

AS Assignment

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND

Free format text: SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:038017/0058

Effective date: 20160218

AS Assignment

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND

Free format text: SUPPLEMENT TO THE SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:039138/0001

Effective date: 20160525

AS Assignment

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12092129 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:039361/0212

Effective date: 20160218

AS Assignment

Owner name: NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC., NETHERLANDS

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:040925/0001

Effective date: 20160912

Owner name: NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC., NE

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:040925/0001

Effective date: 20160912

AS Assignment

Owner name: NXP B.V., NETHERLANDS

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:040928/0001

Effective date: 20160622

AS Assignment

Owner name: NXP USA, INC., TEXAS

Free format text: CHANGE OF NAME;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:040652/0241

Effective date: 20161107

Owner name: NXP USA, INC., TEXAS

Free format text: MERGER;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:040652/0241

Effective date: 20161107

AS Assignment

Owner name: NXP USA, INC., TEXAS

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE NATURE OF CONVEYANCE PREVIOUSLY RECORDED AT REEL: 040652 FRAME: 0241. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER AND CHANGE OF NAME;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:041260/0850

Effective date: 20161107

AS Assignment

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE PATENTS 8108266 AND 8062324 AND REPLACE THEM WITH 6108266 AND 8060324 PREVIOUSLY RECORDED ON REEL 037518 FRAME 0292. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:041703/0536

Effective date: 20151207

AS Assignment

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12681366 PREVIOUSLY RECORDED ON REEL 039361 FRAME 0212. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:042762/0145

Effective date: 20160218

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12681366 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:042985/0001

Effective date: 20160218

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 4

AS Assignment

Owner name: SHENZHEN XINGUODU TECHNOLOGY CO., LTD., CHINA

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE TO CORRECT THE APPLICATION NO. FROM 13,883,290 TO 13,833,290 PREVIOUSLY RECORDED ON REEL 041703 FRAME 0536. ASSIGNOR(S) HEREBY CONFIRMS THE THE ASSIGNMENT AND ASSUMPTION OF SECURITYINTEREST IN PATENTS.;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:048734/0001

Effective date: 20190217

Owner name: SHENZHEN XINGUODU TECHNOLOGY CO., LTD., CHINA

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE TO CORRECT THE APPLICATION NO. FROM 13,883,290 TO 13,833,290 PREVIOUSLY RECORDED ON REEL 041703 FRAME 0536. ASSIGNOR(S) HEREBY CONFIRMS THE THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS.;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:048734/0001

Effective date: 20190217

AS Assignment

Owner name: NXP B.V., NETHERLANDS

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:050745/0001

Effective date: 20190903

Owner name: NXP B.V., NETHERLANDS

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:050744/0097

Effective date: 20190903

AS Assignment

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 042762 FRAME 0145. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:051145/0184

Effective date: 20160218

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 039361 FRAME 0212. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:051029/0387

Effective date: 20160218

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 042985 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:051029/0001

Effective date: 20160218

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:051030/0001

Effective date: 20160218

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION12298143 PREVIOUSLY RECORDED ON REEL 042985 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:051029/0001

Effective date: 20160218

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION12298143 PREVIOUSLY RECORDED ON REEL 039361 FRAME 0212. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:051029/0387

Effective date: 20160218

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION12298143 PREVIOUSLY RECORDED ON REEL 042762 FRAME 0145. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:051145/0184

Effective date: 20160218

AS Assignment

Owner name: NXP B.V., NETHERLANDS

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVEAPPLICATION 11759915 AND REPLACE IT WITH APPLICATION11759935 PREVIOUSLY RECORDED ON REEL 040928 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITYINTEREST;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:052915/0001

Effective date: 20160622

Owner name: NXP B.V., NETHERLANDS

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040928 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:052915/0001

Effective date: 20160622

AS Assignment

Owner name: NXP, B.V. F/K/A FREESCALE SEMICONDUCTOR, INC., NETHERLANDS

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVEAPPLICATION 11759915 AND REPLACE IT WITH APPLICATION11759935 PREVIOUSLY RECORDED ON REEL 040925 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITYINTEREST;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:052917/0001

Effective date: 20160912

Owner name: NXP, B.V. F/K/A FREESCALE SEMICONDUCTOR, INC., NETHERLANDS

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040925 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:052917/0001

Effective date: 20160912

FEPP Fee payment procedure

Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

LAPS Lapse for failure to pay maintenance fees

Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20230901