US8868017B2 - Rectifier, received signal strength indicator, and receiver - Google Patents

Rectifier, received signal strength indicator, and receiver Download PDF

Info

Publication number
US8868017B2
US8868017B2 US13/716,443 US201213716443A US8868017B2 US 8868017 B2 US8868017 B2 US 8868017B2 US 201213716443 A US201213716443 A US 201213716443A US 8868017 B2 US8868017 B2 US 8868017B2
Authority
US
United States
Prior art keywords
transistor
electrode connected
drain electrode
gate electrode
source electrode
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related, expires
Application number
US13/716,443
Other versions
US20130156084A1 (en
Inventor
Hoyong Kang
Nguyen Trung Kien
Se Han Kim
Tae Joon Park
Wun-Cheol Jeong
Chang Sub SHIN
In Hwan Lee
Cheol Sig Pyo
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Electronics and Telecommunications Research Institute ETRI
Original Assignee
Electronics and Telecommunications Research Institute ETRI
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Electronics and Telecommunications Research Institute ETRI filed Critical Electronics and Telecommunications Research Institute ETRI
Assigned to ELECTRONICS AND TELECOMMUNICATIONS RESEARCH INSTITUTE reassignment ELECTRONICS AND TELECOMMUNICATIONS RESEARCH INSTITUTE ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: PYO, CHEOL SIG, JEONG, WUN-CHEOL, KANG, HOYONG, KIEN, NGUYEN TRUNG, KIM, SE HAN, LEE, IN HWAN, PARK, TAE JOON, SHIN, CHANG SUB
Publication of US20130156084A1 publication Critical patent/US20130156084A1/en
Application granted granted Critical
Publication of US8868017B2 publication Critical patent/US8868017B2/en
Expired - Fee Related legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
    • H03K17/16—Modifications for eliminating interference voltages or currents
    • H04B17/0057—
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/45—Differential amplifiers
    • H03F3/45071—Differential amplifiers with semiconductor devices only
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/45—Differential amplifiers
    • H03F3/45071—Differential amplifiers with semiconductor devices only
    • H03F3/45076—Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier
    • H03F3/45179—Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier using MOSFET transistors as the active amplifying circuit
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/45—Differential amplifiers
    • H03F3/45071—Differential amplifiers with semiconductor devices only
    • H03F3/45076—Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier
    • H03F3/45179—Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier using MOSFET transistors as the active amplifying circuit
    • H03F3/45183—Long tailed pairs
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/45—Differential amplifiers
    • H03F3/45071—Differential amplifiers with semiconductor devices only
    • H03F3/45076—Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier
    • H03F3/45475—Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier using IC blocks as the active amplifying circuit
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/45—Differential amplifiers
    • H03F3/45071—Differential amplifiers with semiconductor devices only
    • H03F3/45479—Differential amplifiers with semiconductor devices only characterised by the way of common mode signal rejection
    • H03F3/45632—Differential amplifiers with semiconductor devices only characterised by the way of common mode signal rejection in differential amplifiers with FET transistors as the active amplifying circuit
    • H03F3/45636—Differential amplifiers with semiconductor devices only characterised by the way of common mode signal rejection in differential amplifiers with FET transistors as the active amplifying circuit by using feedback means
    • H03F3/45641—Measuring at the loading circuit of the differential amplifier
    • H03F3/45659—Controlling the loading circuit of the differential amplifier
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/45—Differential amplifiers
    • H03F3/45071—Differential amplifiers with semiconductor devices only
    • H03F3/45479—Differential amplifiers with semiconductor devices only characterised by the way of common mode signal rejection
    • H03F3/45928—Differential amplifiers with semiconductor devices only characterised by the way of common mode signal rejection using IC blocks as the active amplifying circuit
    • H03F3/45968—Differential amplifiers with semiconductor devices only characterised by the way of common mode signal rejection using IC blocks as the active amplifying circuit by offset reduction
    • H03F3/45973—Differential amplifiers with semiconductor devices only characterised by the way of common mode signal rejection using IC blocks as the active amplifying circuit by offset reduction by using a feedback circuit
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B17/00—Monitoring; Testing
    • H04B17/30—Monitoring; Testing of propagation channels
    • H04B17/309—Measuring or estimating channel quality parameters
    • H04B17/318—Received signal strength
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M7/00—Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
    • H02M7/02—Conversion of ac power input into dc power output without possibility of reversal
    • H02M7/04—Conversion of ac power input into dc power output without possibility of reversal by static converters
    • H02M7/12—Conversion of ac power input into dc power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
    • H02M7/21—Conversion of ac power input into dc power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
    • H02M7/217—Conversion of ac power input into dc power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only
    • H02M7/23—Conversion of ac power input into dc power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only arranged for operation in parallel
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
    • H03F2203/45—Indexing scheme relating to differential amplifiers
    • H03F2203/45008—Indexing scheme relating to differential amplifiers the addition of two signals being made by a resistor addition circuit for producing the common mode signal
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
    • H03F2203/45—Indexing scheme relating to differential amplifiers
    • H03F2203/45082—Indexing scheme relating to differential amplifiers the common mode signal being taken or deducted from the one or more outputs of the differential amplifier
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
    • H03F2203/45—Indexing scheme relating to differential amplifiers
    • H03F2203/45138—Two or more differential amplifiers in IC-block form are combined, e.g. measuring amplifiers

Definitions

  • the present invention relates to a rectifier, a received signal strength indicator, and a receiver.
  • a received signal strength indicator (RSSI) has a crucial role in detecting received signal power because it provides the information necessary to adjust the gain of a receiver. Also, the RSSI can be used for a localization system thanks to the relation between RF power and distance.
  • the RSSI design the most important performance factors are low power, a wide dynamic range, and accuracy. To obtain a wide dynamic range, the RSSI is generally realized in a logarithmic form because the wide dynamic variation of the received signal can be represented within a limited indication range.
  • the present invention has been made in an effort to provide a received signal strength indicator having advantages of improving linearity with a low voltage.
  • An exemplary embodiment of the present invention provides a rectifier including: a first transistor including a gate electrode connected to an input voltage; a second transistor including a gate electrode connected to a second input voltage; a third transistor including a source electrode connected to a source electrode of the first transistor, a drain electrode connected to a source electrode of the second transistor, and a gate electrode connected to the first input voltage; and a fourth transistor including a source electrode connected to the source electrode of the first transistor, a drain electrode connected to the source electrode of the second transistor, and a gate electrode connected to the second input voltage.
  • the rectifier may further include a fifth transistor including a gate electrode connected to a drain electrode of the first transistor, and a sixth transistor including a gate electrode connected to a source electrode of the fifth transistor.
  • the rectifier may further include a seventh transistor for including a gate electrode connected to a drain electrode of the second transistor, an eighth transistor including a gate electrode connected to a source electrode of the seventh transistor, and a ninth transistor including a gate electrode connected to a drain electrode of the eighth transistor and a drain electrode connected to a drain electrode of the sixth transistor.
  • the rectifier may further include a tenth transistor including a gate electrode connected to a bias voltage and a drain electrode connected to the drain electrode of the firth transistor, and an eleventh transistor including a gate electrode connected to a bias voltage and a drain electrode connected to the drain electrode of the second transistor.
  • the rectifier may further include a twelfth transistor including a drain electrode connected to the source electrode of the first transistor and a gate electrode connected to the source electrode of the fifth transistor, and a thirteenth transistor including a drain electrode connected to the source electrode of the second transistor and a gate electrode connected to the source electrode of the seventh transistor.
  • the rectifier may further include a fourteenth transistor including a drain electrode connected to the source electrode of the seventh transistor and a gate electrode connected to the source electrode of the seventh transistor, and a fifteenth transistor including a drain electrode connected to the source electrode of the fifth transistor and a gate electrode connected to the source electrode of the fifth transistor.
  • the rectifier may include a sixteenth transistor including a drain electrode connected to the drain electrode of the eighth transistor and a gate electrode connected to the drain electrode of the eighth transistor.
  • a rectifier including: a class AB voltage-current converter including a first transistor of which a gate electrode is connected to a first input voltage and a second transistor of which a gate electrode is connected to a second input voltage; a third transistor including a source electrode connected to a source electrode of the first transistor, a drain electrode connected to a source electrode of the second transistor, and a gate electrode connected to the first input voltage; and a fourth transistor including a source electrode connected to the source electrode of the first transistor, a drain electrode connected to the source electrode of the second transistor, and a gate electrode connected to the second input voltage.
  • the rectifier may further include a fifth transistor including a gate electrode connected to a drain electrode of the first transistor, and a sixth transistor including a gate electrode connected to a source electrode of the fifth transistor.
  • the rectifier may further include a seventh transistor including a gate electrode connected to the source electrode of the second transistor, an eighth transistor including a gate electrode connected to a source electrode of the seventh transistor, and a ninth transistor including a gate electrode connected to a drain electrode of the eighth transistor and a drain electrode connected to the drain electrode of the fourth transistor.
  • Yet another exemplary embodiment of the present invention provides a received signal strength indicator, including a plurality of differential amplifiers for forming an amplifier chain that amplifies differential signals, a plurality of rectifiers for rectifying output signals from the plurality of differential amplifiers and the differential signals, respectively, and a first low pass filter for combining output signals from the plurality of rectifiers and outputting received signal strength.
  • At least one input among inputs for the plurality of rectifiers includes a first input voltage and a second input voltage
  • at least one among the plurality of rectifiers includes a first transistor including a gate electrode connected to the first input voltage, and a second transistor including a source electrode connected to a source electrode of the first transistor, a drain electrode connected to a drain electrode of the first transistor, and a gate electrode connected to the second input voltage.
  • the at least one among the plurality of rectifiers may further include a third transistor including a gate electrode connected to the first input voltage and a source electrode connected to the source electrode of the first transistor, and a fourth transistor including a gate electrode connected to the second input voltage and a source electrode connected to the drain electrode of the first transistor.
  • the received signal strength indicator may further include a fifth transistor including a gate electrode connected to a drain electrode of the third transistor, and a sixth transistor including a gate electrode connected to a source electrode of the fifth transistor.
  • the received signal strength indicator may further include a seventh transistor including a gate electrode connected to a drain electrode of the fourth transistor, an eighth transistor including a gate electrode connected to a source electrode of the seventh transistor, and a ninth transistor including a gate electrode connected to a drain electrode of the eighth transistor and a drain electrode connected to a drain electrode of the sixth transistor.
  • At least one among the plurality of differential amplifiers may be provided with a third input voltage and outputs a first output voltage.
  • at least one among the plurality of differential amplifiers may include a fifth transistor including a gate electrode connected to the third input voltage and a drain electrode connected to the first output voltage, and a sixth transistor including a drain electrode connected to the drain electrode of the sixth transistor.
  • At least one among the plurality of differential amplifiers may be further provided with a fourth input voltage and further outputs a second output voltage.
  • at least one among the plurality of differential amplifiers may include a seventh transistor including a gate electrode connected to the fourth input voltage and a drain electrode connected to the second output voltage, an eighth transistor including a drain electrode connected to the drain electrode of the seventh transistor, and a ninth transistor including a gate electrode connected to a bias voltage.
  • the at least one among the plurality of differential amplifiers may further include: a first resistor including a terminal connected to the drain electrode of the sixth transistor; a second resistor including a terminal connected to the drain electrode of the eighth transistor and the other terminal connected to the other terminal of the first resistor; a tenth transistor including a gate electrode connected to a gate electrode of the sixth transistor and a drain electrode connected to the gate electrode of the sixth transistor; an eleventh transistor including a drain electrode connected to the drain electrode of the tenth transistor and a gate electrode connected to the other terminal of the first resistor; a twelfth transistor including a source electrode connected to a source electrode of the eleventh transistor and a gate electrode connected to a reference voltage; and a thirteenth transistor including a drain electrode connected to the source electrode and a gate electrode connected to the bias voltage.
  • the received signal strength indicator may further include a second low pass filter and a fifth transistor.
  • Yet another exemplary embodiment of the present invention provides a receiver including a first low pass filter for filtering an in-phase signal, a second low pass filter for filtering a quadrature phase signal, and a received signal strength indicator.
  • the received signal strength indicator includes a plurality of differential amplifiers for forming an amplifier chain that uses the filtered in-phase signal and the filtered quadrature phase signal as differential signals and amplifies the differential signals, and a plurality of rectifiers for rectifying output signals from the plurality of differential amplifiers and the differential signals, respectively.
  • at least one among the plurality of rectifiers includes a first transistor for including a gate electrode connected to the first input voltage, and a second transistor for including a source electrode connected to a source electrode of the first transistor, a drain electrode connected to a drain electrode of the first transistor, and a gate electrode connected to the second input voltage.
  • the at least one among the plurality of rectifiers may further include a third transistor including a gate electrode connected to the first input voltage and a source electrode connected to the source electrode of the first transistor, and a second transistor including a gate electrode connected to the second input voltage and a source electrode connected to the drain electrode of the first transistor.
  • FIG. 1 shows a block diagram of a wireless transceiver according to an exemplary embodiment of the present invention.
  • FIG. 2 shows a block diagram of a received signal strength indicator according to an exemplary embodiment of the present invention.
  • FIG. 3 shows a circuit diagram of a wave rectifier according to the first exemplary embodiment of the present invention.
  • FIG. 4 shows a circuit diagram of a wave rectifier according to the second exemplary embodiment of the present invention.
  • FIG. 5 shows a circuit diagram of a differential amplifier according to an exemplary embodiment of the present invention.
  • FIG. 6 shows a circuit diagram of a direct current (DC) offset canceling unit according to an exemplary embodiment of the present invention.
  • FIG. 7 shows volt-ampere characteristics of a wave rectifier according to the second exemplary embodiment of the present invention.
  • FIG. 8 shows simulated results of a received signal strength indicator (RSSI) according to an exemplary embodiment of the present invention.
  • RSSI received signal strength indicator
  • an element when it is described that an element is “coupled” to another element, the element may be “directly coupled” to the other element or “electrically coupled” to the other element through a third element.
  • FIG. 1 shows a block diagram of a wireless transceiver according to an exemplary embodiment of the present invention.
  • the wireless transceiver includes a wireless transmit/receive signal switch T/R SW, a low noise amplifier LNA, two received signal down conversion mixers RMIX 1 and RMIX 2 , two band pass filters BPF 1 and BPF 2 , a phase-locked loop PLL, a voltage controlled oscillator VCO, a phase delaying unit 11 , a received signal strength indicator RSS, a first analog-digital converter ADC 1 , two variable gain amplifiers VGA 1 and VGA 2 , a second analog-digital converter ADC 2 , a central processing unit (CPU) interfacing unit 12 , a digital-to-analog converter DAC, two low pass filters LPF 1 and LPF 2 , two transmitting signal mixers TMIX 1 and TMIX 2 , and a power amplifier PA.
  • a wireless transmit/receive signal switch T/R SW includes a wireless transmit/receive signal switch T/R SW, a low noise amplifier LNA, two received signal down conversion mixers RMIX 1 and
  • the wireless transmit/receive signal switch T/R SW provides a wireless signal received from an antenna to the low noise amplifier LNA and provides a signal amplified by the power amplifier PA to the antenna.
  • the receive wireless signal is amplified by the low noise amplifier LNA and is then converted into an in-phase signal and a quadrature phase signal by the received signal down conversion mixers RMIX 1 and RMIX 2 , respectively.
  • the in-phase signal and the quadrature phase signal are filtered by the band pass filters BPF 1 and BPF 2 , respectively, and are then amplified by the variable gain amplifiers VGA 1 and VGA 2 , respectively.
  • the amplified in-phase signal and quadrature phase signal are converted into digital signals by the second analog-digital converter ADC 2 .
  • the output signal of the received signal strength indicator RSSI is used for measuring location.
  • the received signal strength indicator RSSI is located in the rear of the band pass filters BPF 1 and BPF 2 for channel selection.
  • the input signal of the received signal strength indicator RSSI is the output signals of the band pass filters BPF 1 and BPF 2 .
  • the received signal strength indicator RSSI may be located in the rear of the low noise amplifier LNA or the two received signal down conversion mixers RMIX 1 and RMIX 2 .
  • the analog output signal of the received signal strength indicator RSSI is converted into a digital signal by the first analog to digital converter ADC 1 to be used for digital signal processing.
  • the in-phase signal and the quadrature phase signal are converted into analog signals by the digital-to-analog converter DAC, filtered by the low pass filters LPF 1 and LPF 2 , and then up-converted by the transmitting signal mixers TMIX 1 and TMIX 2 , respectively.
  • the power amplifier PA amplifies the up-converted signals and provides them to the wireless transmitted/received signal switch T/R SW.
  • FIG. 2 shows a block diagram of a received signal strength indicator according to an exemplary embodiment of the present invention.
  • the received signal strength indicator RSSI includes six differential amplifiers AMP 1 ⁇ AMP 6 , seven wave rectifiers FWR 1 ⁇ FWR 7 , a secondary low pass filter LPF 3 , and a DC offset cancelling unit 13 .
  • the received signal strength indicator RSSI is mainly determined based on the number of differential amplifiers.
  • the received signal strength indicator RSSI includes six differential amplifiers AMP 1 ⁇ AMP 6 , but is not restricted thereto.
  • the six differential amplifiers AMP 1 ⁇ AMP 6 form an amplifier chain. That is, the output signals of the band pass filters BPF 1 and BPF 2 in FIG. 1 are amplified by the amplifier chain of the six differential amplifiers AMP 1 ⁇ AMP 6 .
  • the wave rectifier FWR 1 rectifies differential signals output from the band pass filters BPF 1 and BPF 2 in FIG. 1 .
  • Each of the six wave rectifiers FWR 2 ⁇ FWR 7 rectifies a differential signal output from each of the six differential amplifiers AMP 1 ⁇ AMP 6 .
  • the output signals of the seven wave rectifiers FWR 1 ⁇ FWR 7 are combined and filtered to be a display voltage such as a DC voltage.
  • the operation of the received signal strength indicator RSSI will now be described. For example, when the differential signals output from the band pass filters BPF 1 and BPF 2 saturate the fourth stage of the amplifier chain, there is no current in the wave rectifiers after the fourth stage and current I SAT flows in the wave rectifiers before the fourth stage.
  • transconductance Gm should be constant over a wide range of input voltages. That is, a wave rectifier of a wide linear range is necessary to implement a wide-range RSSI.
  • FIG. 3 shows a circuit diagram of the wave rectifier according to the first exemplary embodiment of the present invention.
  • a class A-B voltage-to-current converter as shown in FIG. 3 may be used for implementing a wave rectifier with a wide linear range.
  • the wave rectifier according to the first exemplary embodiment of the present invention includes eight N-channel metal oxide semiconductor (NMOS) transistors M 1 , M 2 , and M 5 to M 12 , and four P-channel metal oxide semiconductor (PMOS) transistors M 3 , M 4 , M 13 , and M 14 .
  • the input of the wave rectifier according to the first exemplary embodiment of the present invention includes the first input voltage Vin+ and the second input voltage Vin ⁇ , and the output of the wave rectifier is output current Iout.
  • the NMOS transistor M 1 includes a drain electrode connected to a drain electrode of the PMOS transistor M 3 , a gate electrode connected to the first input voltage Vin+, and a source electrode connected to a drain electrode of the NMOS transistor M 5 .
  • the NMOS transistor M 2 includes a drain electrode connected to a drain electrode of the PMOS transistor M 4 , a gate electrode connected to the second input voltage Vin ⁇ , and a source electrode connected to a drain electrode of the NMOS transistor M 6 .
  • the PMOS transistor M 3 includes a source electrode connected to the supply voltage Vdd, a gate electrode connected to the bias voltage Vb, and a drain electrode connected to a drain electrode of the NMOS transistor M 1 .
  • the PMOS transistor M 4 includes a source electrode connected to the supply voltage Vdd, a gate electrode connected to the bias voltage Vb, and a drain electrode connected to a drain electrode of the NMOS transistor M 2 .
  • the NMOS transistor M 5 includes a drain electrode connected to a source electrode of the NMOS transistor M 1 , a gate electrode connected to a source electrode of the NMOS transistor M 8 , and a source electrode connected to the ground voltage GND.
  • the NMOS transistor M 6 includes a drain electrode connected to a source electrode of the NMOS transistor M 2 , a gate electrode connected to a source electrode of the NMOS transistor M 7 , and a source electrode connected to the ground voltage GND.
  • the NMOS transistor M 7 includes a drain electrode connected to the supply voltage Vdd, a gate electrode connected to a drain electrode of the PMOS transistor M 4 , and a source electrode connected to a drain electrode of the NMOS transistor M 9 .
  • the NMOS transistor M 8 includes a drain electrode connected to the supply voltage Vdd, a gate electrode connected to a drain electrode of the PMOS transistor M 3 , and a source electrode connected to a drain electrode of the NMOS transistor M 10 .
  • the NMOS transistor M 9 includes a drain electrode connected to a source electrode of the NMOS transistor M 7 , a gate electrode connected to a source electrode of the NMOS transistor M 7 , and a source electrode connected to the ground voltage GND.
  • the NMOS transistor M 10 includes a drain electrode connected to a source electrode of the NMOS transistor M 8 , a gate electrode connected to a source electrode of the NMOS transistor M 8 , and a source electrode connected to the ground voltage GND.
  • the NMOS transistor M 11 includes a drain electrode connected to a drain electrode of the PMOS transistor M 13 , a gate electrode connected to a source electrode of the NMOS transistor M 7 , and a source electrode connected to the ground voltage GND.
  • the NMOS transistor M 12 includes a drain electrode connected to a drain electrode of the NMOS transistor M 14 , a gate electrode connected to a source electrode of the NMOS transistor M 8 , and a source electrode connected to the ground voltage GND.
  • the PMOS transistor M 13 includes a source electrode connected to the supply voltage Vdd, a gate electrode connected to a drain electrode of the PMOS transistor M 13 , and a drain electrode connected to a drain electrode of the NMOS transistor M 11 .
  • the PMOS transistor M 14 includes a source electrode connected to supply voltage Vdd, a gate electrode connected to a gate electrode of the PMOS transistor M 13 , and a drain electrode connected to a drain electrode of the NMOS transistor M 12 .
  • the drain current of the PMOS transistor M 14 corresponds to the output current Iout of the wave rectifier.
  • the transistors M 3 to M 6 are biased in a triode region.
  • the feedback loop transistors M 9 ⁇ M 12 bias the gate electrodes of the NMOS transistors M 5 and M 6 so that the NMOS transistors M 5 and M 6 maintain a triode operation. Therefore, the voltages V 1 and V 2 at the drain electrodes of the NMOS transistors M 1 and M 2 may be very close to the supply voltage Vdd.
  • the source voltage of the NMOS transistors M 1 and M 2 may be as low as several tens of mV and may be negligible.
  • the transfer function is shown in Equation 1.
  • Kn represents a transconductance parameter of each of the NMOS transistors M 1 and M 2
  • Kn′ represents a transconductance parameter of each of the NMOS transistors M 7 and M 8
  • Kp represents a transconductance parameter of each of the NMOS transistors M 3 and M 4
  • Vtp and Vtn represent threshold voltages of the PMOS transistor and the NMOS transistor.
  • V id in+ ⁇ V in ⁇
  • V′ b V dd ⁇ V b
  • V 1 ⁇ V 2 V d,M3 ⁇ V d,M4 are satisfied.
  • the output current I out is a function of the differential input voltage V in
  • the voltages V 1 and V 2 at the drain electrodes of the NMOS transistors M 1 and M 2 is very close to the supply voltage Vdd.
  • the value of V 1 +V 2 is almost constant and its nonlinear effect may be ignored.
  • a voltage of lower than 2 V is supplied, a nonlinear term can occur.
  • the supply voltage is lower than 1.8 V, the nonlinear term becomes more significant.
  • FIG. 4 shows a circuit diagram of the wave rectifier according to the second exemplary embodiment of the present invention.
  • the wave rectifier according to the second exemplary embodiment of the present invention further includes two NMOS transistors M A and M B besides the wave rectifiers in FIG. 3 .
  • the NMOS transistor M A includes a drain electrode connected to the source electrode of the NMOS transistor M 2 , a gate electrode connected to the first input voltage Vin+, and a source electrode connected to the source electrode of the NMOS transistor M 1 .
  • the NMOS transistor M B includes a drain electrode connected to the source electrode of the NMOS transistor M 2 , a gate electrode connected to the second input voltage Vin ⁇ , and a source electrode connected to the source electrode of the NMOS transistor M 1 .
  • a class AB V-I linearization technique with source degeneration using a MOS transistor may be used.
  • the gate electrodes of the NMOS transistors M A and M B are connected to the differential input voltage rather than to a bias voltage. Consequently, triode transistors M A and M B undergo varying bias conditions to improve the linearity of the circuit.
  • the drain-source voltage of the NMOS transistors M A and M B is zero.
  • the gate-source voltage of the NMOS transistors M A and M B equals that of the NMOS transistors M 1 and M 2 . This implies that the NMOS transistors M A and M B are indeed in the triode region.
  • the small-signal drain-source resistance r dSA and r dsB of the NMOS transistors M A and M B is determined based on Equation 2.
  • the transconductance parameter K nl of the NMOS transistors M 1 and M 2 and the transconductance parameter K nA of the NMOS transistors M A and M B are as shown in Equation 3.
  • Equation 3 ⁇ n represents electron mobility, C ox represents oxide capacitance, W represents the width of a channel, and L represents the length of the channel.
  • the small-signal drain-source resistance r s1 and r s2 of the NMOS transistors M 1 and M 2 is as shown in Equation 4.
  • the transconductance G m of the wave rectifier may be determined based on Equation 5.
  • triode transistors M A and M B help to improve the linearity of the wave rectifier.
  • the triode transistors M A and M B operate as two source degeneration resistors.
  • the linearity improves over the input signal of a simple differential configuration.
  • the linearity of this circuit is similar to that of a circuit in which the gates of the triode transistors M A and M B are connected to a fixed bias voltage.
  • the gate electrodes of the transistors M A and M B connected to the input signals as shown in FIG. 4 may be helpful. If the input signal increases, the drain-source resistance of the transistor M A or M B reduces as shown in Equation 2. The reduced drain-source resistance tends to boost the value of the V 1 +V 2 resulting in partial canceling of the V 1 +V 2 reduction.
  • FIG. 5 shows a circuit diagram of a differential amplifier according to an exemplary embodiment of the present invention.
  • the differential amplifier adopts a simple differential pair with active loading.
  • the differential amplifier includes two resistors R 1 and R 2 , six NMOS transistors M 21 ⁇ M 23 and M 26 ⁇ M 28 , and three PMOS transistors M 24 , M 25 , and M 29 .
  • the input of the differential amplifier includes the first input voltage In+ and the second input voltage In ⁇ .
  • the output of the differential amplifier includes the first output voltage Out+ and the second output voltage Out ⁇ .
  • the resistor R 1 includes a terminal connected to a drain electrode of the PMOS transistor M 25 .
  • the resistor R 2 includes a terminal connected to a drain electrode of the PMOS transistor M 24 and the other terminal connected to the other terminal of the resistor R 1 .
  • the NMOS transistor M 21 includes a drain electrode connected to the drain electrode of the PMOS transistor M 25 , a gate electrode connected to the first input voltage In+, and a source electrode connected to the drain electrode of the NMOS transistor M 23 .
  • the NMOS transistor M 22 includes a drain electrode connected to the drain electrode of the PMOS transistor M 24 , a gate electrode connected to the second input voltage In ⁇ , and a source electrode connected to the drain electrode of the NMOS transistor M 23 .
  • the NMOS transistor M 23 includes a drain electrode connected to the source electrode of the NMOS transistor M 21 , a gate electrode connected to the bias voltage, and a source electrode connected to the ground voltage GND.
  • the PMOS transistor M 24 includes a source electrode connected to the supply voltage Vdd, a gate electrode connected to the drain electrode of the PMOS transistor M 29 , and a drain electrode connected to the drain electrode of the NMOS transistor M 22 .
  • the PMOS transistor M 25 includes a source electrode connected to the supply voltage Vdd, a gate electrode connected to the drain electrode of the PMOS transistor M 29 , and a drain electrode connected to the drain electrode of the NMOS transistor M 21 .
  • the NMOS transistor M 26 includes a drain electrode connected to the source electrode of the NMOS transistor M 27 , a gate electrode connected to the bias voltage, and a source electrode connected to the ground voltage GND.
  • the NMOS transistor M 27 includes a drain electrode connected to the drain electrode of the PMOS transistor M 29 , a gate electrode connected to the other terminal of the resistor R 1 , and a source electrode connected to the drain electrode of the NMOS transistor M 26 .
  • the NMOS transistor M 28 includes a drain electrode connected to the supply voltage Vdd, a gate electrode connected to the reference voltage Vref, and a source electrode connected to the drain electrode of the NMOS transistor M 26 .
  • the PMOS transistor M 29 includes a source electrode connected to the supply voltage Vdd, a gate electrode connected to the drain electrode of the PMOS transistor M 29 , and a drain electrode connected to the drain electrode of the NMOS transistor M 27 .
  • the NMOS transistor M 23 operates a current source with the value of 120 ⁇ A.
  • the transistors M 26 to M 29 form a common mode feedback stabilizing a DC output voltage.
  • FIG. 6 shows a circuit diagram of a DC offset cancelling unit according to an exemplary embodiment of the present invention.
  • the DC offset cancelling unit according to an exemplary embodiment of the present invention is located between the output of the last stage and the input of the first stage as shown in FIG. 2 .
  • the DC offset cancelling unit 13 includes seven NMOS transistors M 31 to M 37 and two capacitors C 1 and C 2 .
  • the input of the DC offset cancelling unit 13 is the first output voltage Vout+ of the last gain stage of the amplifier chain
  • the output of the DC offset cancelling unit 13 is the first input voltage Vin+ and the second input voltage Vin ⁇ of the first gain stage of the amplifier chain.
  • the NMOS transistor M 31 includes a drain electrode connected to the first output voltage Vout+, a gate electrode connected to the bias voltage Vbias 2 , and a source electrode connected to the drain electrode of the NMOS transistor M 36 .
  • the NMOS transistor M 32 includes a drain electrode connected to the second output voltage Vout ⁇ , a gate electrode connected to the bias voltage Vbias 2 , and a source electrode connected to the drain electrode of the NMOS transistor M 37 .
  • the NMOS transistor M 33 includes a drain electrode connected to the source electrode of the NMOS transistor M 34 , a gate electrode connected to the bias voltage Vbias 1 , and a source electrode connected to the ground voltage GND.
  • the NMOS transistor M 34 includes a drain electrode connected to the first input voltage Vin+, a gate electrode connected to the source electrode of the NMOS transistor M 31 , and a source electrode connected to the drain electrode of the NMOS transistor M 33 .
  • the NMOS transistor M 35 includes a drain electrode connected to the second input voltage Vin ⁇ , a gate electrode connected to the source electrode of the NMOS transistor M 32 , and a source electrode connected to the drain electrode of the NMOS transistor M 33 .
  • the NMOS transistor M 36 includes a drain electrode connected to the source electrode of the NMOS transistor M 31 , a gate electrode connected to the ground voltage GND, and a source electrode connected to the ground voltage GND.
  • the NMOS transistor M 37 includes a drain electrode connected to the source electrode of the NMOS transistor M 32 , a gate electrode connected to the ground voltage GND, and a source electrode connected to the ground voltage GND.
  • the capacitor C 1 includes a terminal connected to the source electrode of the NMOS transistor M 31 and the other terminal connected to the ground voltage GND.
  • the capacitor C 2 includes a terminal connected to the source electrode of the NMOS transistor M 32 and the other terminal connected to the ground voltage GND.
  • the NMOS transistors M 31 and M 32 function as large resistance which forms low pass filter characteristic with the capacitors C 1 and C 2 .
  • a low frequency signal is filtered and input to the gate of the differential pair comprised of the transistors M 33 and M 34 , and is then feedback to the first stage of the amplifier chain to cancelling a DC offset signal.
  • FIG. 7 shows voltage-current characteristics of the wave rectifier according to an exemplary embodiment of the present invention.
  • the dotted line represents the voltage-current characteristic of the wave rectifier according to the first exemplary embodiment in FIG. 3
  • the solid line shows the voltage-current characteristic of the wave rectifier according to the second exemplary embodiment in FIG. 4 .
  • the wave rectifier according to the second exemplary embodiment has a wider linear characteristic than that of the wave rectifier according to the first exemplary embodiment.
  • FIG. 8 shows the simulation result of the received signal strength indicator RSSI according to the exemplary embodiment of the present invention.
  • FIG. 8 shows the simulation result of the received signal strength indicator RSSI using a wide range wave rectifier implemented based on a wide-linear-range voltage-to-current converter.
  • the wide-linear-range voltage-to-current converter may be designed by adopting a class AB voltage-current technology with source degeneration using a MOS transistor.
  • the received signal strength indicator can detect an input signal power from ⁇ 110 dBm to ⁇ 20 dBm with an error of ⁇ 1.0 dB. If it is implemented in 0.18 ⁇ m CMOS technology, the received signal strength indicator consumes about 2 mW from the supply voltage of 1.8 V.
  • Table 1 The simulation results of the implemented received signal strength indicator may be summarized in Table 1.
  • An exemplary embodiment of the present invention may not only be embodied through the above-described apparatus and/or method, but may also be embodied through a program that executes a function corresponding to a configuration of the exemplary embodiment of the present invention or through a recording medium on which the program is recorded, and can be easily embodied by a person of ordinary skill in the art from a description of the foregoing exemplary embodiment.

Abstract

A received signal strength indicator is provided. The received signal strength indicator includes a plurality of differential amplifiers forming an amplifier chain for amplifying differential signals and a plurality of rectifiers for rectifying signals output from the plurality of differential amplifiers and the differential signals, and a low pass filter for combining the signals rectified by the plurality of rectifiers to output received signal strength. Each rectifier includes a class AB voltage-current converter for converting a differential voltage into a current, and two triode transistors.

Description

CROSS-REFERENCE TO RELATED APPLICATION
This application claims priority to and the benefit of Korean Patent Application No. 10-2011-0135629 filed in the Korean Intellectual Property Office on Dec. 15, 2011, the entire contents of which are incorporated herein by reference.
BACKGROUND OF THE INVENTION
(a) Field of the Invention
The present invention relates to a rectifier, a received signal strength indicator, and a receiver.
(b) Description of the Related Art
In a wireless communication transceiver, a received signal strength indicator (RSSI) has a crucial role in detecting received signal power because it provides the information necessary to adjust the gain of a receiver. Also, the RSSI can be used for a localization system thanks to the relation between RF power and distance.
In RSSI design, the most important performance factors are low power, a wide dynamic range, and accuracy. To obtain a wide dynamic range, the RSSI is generally realized in a logarithmic form because the wide dynamic variation of the received signal can be represented within a limited indication range.
However, when a voltage of lower than 2 V is supplied to the RSSI in the logarithmic form, a nonlinear term can occur.
The above information disclosed in this Background section is only for enhancement of understanding of the background of the invention and therefore it may contain information that does not form the prior art that is already known in this country to a person of ordinary skill in the art.
SUMMARY OF THE INVENTION
The present invention has been made in an effort to provide a received signal strength indicator having advantages of improving linearity with a low voltage.
An exemplary embodiment of the present invention provides a rectifier including: a first transistor including a gate electrode connected to an input voltage; a second transistor including a gate electrode connected to a second input voltage; a third transistor including a source electrode connected to a source electrode of the first transistor, a drain electrode connected to a source electrode of the second transistor, and a gate electrode connected to the first input voltage; and a fourth transistor including a source electrode connected to the source electrode of the first transistor, a drain electrode connected to the source electrode of the second transistor, and a gate electrode connected to the second input voltage.
The rectifier may further include a fifth transistor including a gate electrode connected to a drain electrode of the first transistor, and a sixth transistor including a gate electrode connected to a source electrode of the fifth transistor.
The rectifier may further include a seventh transistor for including a gate electrode connected to a drain electrode of the second transistor, an eighth transistor including a gate electrode connected to a source electrode of the seventh transistor, and a ninth transistor including a gate electrode connected to a drain electrode of the eighth transistor and a drain electrode connected to a drain electrode of the sixth transistor.
The rectifier may further include a tenth transistor including a gate electrode connected to a bias voltage and a drain electrode connected to the drain electrode of the firth transistor, and an eleventh transistor including a gate electrode connected to a bias voltage and a drain electrode connected to the drain electrode of the second transistor.
The rectifier may further include a twelfth transistor including a drain electrode connected to the source electrode of the first transistor and a gate electrode connected to the source electrode of the fifth transistor, and a thirteenth transistor including a drain electrode connected to the source electrode of the second transistor and a gate electrode connected to the source electrode of the seventh transistor.
The rectifier may further include a fourteenth transistor including a drain electrode connected to the source electrode of the seventh transistor and a gate electrode connected to the source electrode of the seventh transistor, and a fifteenth transistor including a drain electrode connected to the source electrode of the fifth transistor and a gate electrode connected to the source electrode of the fifth transistor.
The rectifier may include a sixteenth transistor including a drain electrode connected to the drain electrode of the eighth transistor and a gate electrode connected to the drain electrode of the eighth transistor.
Another exemplary embodiment of the present invention provides a rectifier including: a class AB voltage-current converter including a first transistor of which a gate electrode is connected to a first input voltage and a second transistor of which a gate electrode is connected to a second input voltage; a third transistor including a source electrode connected to a source electrode of the first transistor, a drain electrode connected to a source electrode of the second transistor, and a gate electrode connected to the first input voltage; and a fourth transistor including a source electrode connected to the source electrode of the first transistor, a drain electrode connected to the source electrode of the second transistor, and a gate electrode connected to the second input voltage.
The rectifier may further include a fifth transistor including a gate electrode connected to a drain electrode of the first transistor, and a sixth transistor including a gate electrode connected to a source electrode of the fifth transistor.
The rectifier may further include a seventh transistor including a gate electrode connected to the source electrode of the second transistor, an eighth transistor including a gate electrode connected to a source electrode of the seventh transistor, and a ninth transistor including a gate electrode connected to a drain electrode of the eighth transistor and a drain electrode connected to the drain electrode of the fourth transistor.
Yet another exemplary embodiment of the present invention provides a received signal strength indicator, including a plurality of differential amplifiers for forming an amplifier chain that amplifies differential signals, a plurality of rectifiers for rectifying output signals from the plurality of differential amplifiers and the differential signals, respectively, and a first low pass filter for combining output signals from the plurality of rectifiers and outputting received signal strength.
Here, at least one input among inputs for the plurality of rectifiers includes a first input voltage and a second input voltage, and at least one among the plurality of rectifiers includes a first transistor including a gate electrode connected to the first input voltage, and a second transistor including a source electrode connected to a source electrode of the first transistor, a drain electrode connected to a drain electrode of the first transistor, and a gate electrode connected to the second input voltage.
The at least one among the plurality of rectifiers may further include a third transistor including a gate electrode connected to the first input voltage and a source electrode connected to the source electrode of the first transistor, and a fourth transistor including a gate electrode connected to the second input voltage and a source electrode connected to the drain electrode of the first transistor.
The received signal strength indicator may further include a fifth transistor including a gate electrode connected to a drain electrode of the third transistor, and a sixth transistor including a gate electrode connected to a source electrode of the fifth transistor.
The received signal strength indicator may further include a seventh transistor including a gate electrode connected to a drain electrode of the fourth transistor, an eighth transistor including a gate electrode connected to a source electrode of the seventh transistor, and a ninth transistor including a gate electrode connected to a drain electrode of the eighth transistor and a drain electrode connected to a drain electrode of the sixth transistor.
At least one among the plurality of differential amplifiers may be provided with a third input voltage and outputs a first output voltage. Here, at least one among the plurality of differential amplifiers may include a fifth transistor including a gate electrode connected to the third input voltage and a drain electrode connected to the first output voltage, and a sixth transistor including a drain electrode connected to the drain electrode of the sixth transistor.
At least one among the plurality of differential amplifiers may be further provided with a fourth input voltage and further outputs a second output voltage. Here, at least one among the plurality of differential amplifiers may include a seventh transistor including a gate electrode connected to the fourth input voltage and a drain electrode connected to the second output voltage, an eighth transistor including a drain electrode connected to the drain electrode of the seventh transistor, and a ninth transistor including a gate electrode connected to a bias voltage.
The at least one among the plurality of differential amplifiers may further include: a first resistor including a terminal connected to the drain electrode of the sixth transistor; a second resistor including a terminal connected to the drain electrode of the eighth transistor and the other terminal connected to the other terminal of the first resistor; a tenth transistor including a gate electrode connected to a gate electrode of the sixth transistor and a drain electrode connected to the gate electrode of the sixth transistor; an eleventh transistor including a drain electrode connected to the drain electrode of the tenth transistor and a gate electrode connected to the other terminal of the first resistor; a twelfth transistor including a source electrode connected to a source electrode of the eleventh transistor and a gate electrode connected to a reference voltage; and a thirteenth transistor including a drain electrode connected to the source electrode and a gate electrode connected to the bias voltage.
The received signal strength indicator may further include a second low pass filter and a fifth transistor.
Yet another exemplary embodiment of the present invention provides a receiver including a first low pass filter for filtering an in-phase signal, a second low pass filter for filtering a quadrature phase signal, and a received signal strength indicator.
Here, the received signal strength indicator includes a plurality of differential amplifiers for forming an amplifier chain that uses the filtered in-phase signal and the filtered quadrature phase signal as differential signals and amplifies the differential signals, and a plurality of rectifiers for rectifying output signals from the plurality of differential amplifiers and the differential signals, respectively. Also, at least one among the plurality of rectifiers includes a first transistor for including a gate electrode connected to the first input voltage, and a second transistor for including a source electrode connected to a source electrode of the first transistor, a drain electrode connected to a drain electrode of the first transistor, and a gate electrode connected to the second input voltage.
The at least one among the plurality of rectifiers may further include a third transistor including a gate electrode connected to the first input voltage and a source electrode connected to the source electrode of the first transistor, and a second transistor including a gate electrode connected to the second input voltage and a source electrode connected to the drain electrode of the first transistor.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 shows a block diagram of a wireless transceiver according to an exemplary embodiment of the present invention.
FIG. 2 shows a block diagram of a received signal strength indicator according to an exemplary embodiment of the present invention.
FIG. 3 shows a circuit diagram of a wave rectifier according to the first exemplary embodiment of the present invention.
FIG. 4 shows a circuit diagram of a wave rectifier according to the second exemplary embodiment of the present invention.
FIG. 5 shows a circuit diagram of a differential amplifier according to an exemplary embodiment of the present invention.
FIG. 6 shows a circuit diagram of a direct current (DC) offset canceling unit according to an exemplary embodiment of the present invention.
FIG. 7 shows volt-ampere characteristics of a wave rectifier according to the second exemplary embodiment of the present invention.
FIG. 8 shows simulated results of a received signal strength indicator (RSSI) according to an exemplary embodiment of the present invention.
 DETAILED DESCRIPTION OF THE EMBODIMENTS
In the following detailed description, only certain exemplary embodiments of the present invention have been shown and described, simply by way of illustration. As those skilled in the art would realize, the described embodiments may be modified in various different ways, all without departing from the spirit or scope of the present invention. Accordingly, the drawings and description are to be regarded as illustrative in nature and not restrictive. Like reference numerals designate like elements throughout the specification.
Throughout this specification and the claims that follow, when it is described that an element is “coupled” to another element, the element may be “directly coupled” to the other element or “electrically coupled” to the other element through a third element.
Throughout this specification, in addition, unless explicitly described to the contrary, the word “comprise” and variations such as “comprises” or “comprising” will be understood to imply the inclusion of stated elements but not the exclusion of any other elements.
Hereinafter, a wireless transceiver and a received signal strength indicator according to an exemplary embodiment of the present invention will be described with reference to the drawings.
FIG. 1 shows a block diagram of a wireless transceiver according to an exemplary embodiment of the present invention.
As shown in FIG. 1, the wireless transceiver according to an exemplary embodiment of the present invention includes a wireless transmit/receive signal switch T/R SW, a low noise amplifier LNA, two received signal down conversion mixers RMIX1 and RMIX2, two band pass filters BPF1 and BPF2, a phase-locked loop PLL, a voltage controlled oscillator VCO, a phase delaying unit 11, a received signal strength indicator RSS, a first analog-digital converter ADC1, two variable gain amplifiers VGA1 and VGA2, a second analog-digital converter ADC2, a central processing unit (CPU) interfacing unit 12, a digital-to-analog converter DAC, two low pass filters LPF1 and LPF2, two transmitting signal mixers TMIX1 and TMIX2, and a power amplifier PA.
The wireless transmit/receive signal switch T/R SW provides a wireless signal received from an antenna to the low noise amplifier LNA and provides a signal amplified by the power amplifier PA to the antenna.
The receive wireless signal is amplified by the low noise amplifier LNA and is then converted into an in-phase signal and a quadrature phase signal by the received signal down conversion mixers RMIX1 and RMIX2, respectively. The in-phase signal and the quadrature phase signal are filtered by the band pass filters BPF1 and BPF2, respectively, and are then amplified by the variable gain amplifiers VGA1 and VGA2, respectively. The amplified in-phase signal and quadrature phase signal are converted into digital signals by the second analog-digital converter ADC2.
The output signal of the received signal strength indicator RSSI is used for measuring location. In FIG. 1, the received signal strength indicator RSSI is located in the rear of the band pass filters BPF1 and BPF2 for channel selection. In this case, the input signal of the received signal strength indicator RSSI is the output signals of the band pass filters BPF1 and BPF2. Meanwhile, the received signal strength indicator RSSI may be located in the rear of the low noise amplifier LNA or the two received signal down conversion mixers RMIX1 and RMIX2. The analog output signal of the received signal strength indicator RSSI is converted into a digital signal by the first analog to digital converter ADC1 to be used for digital signal processing.
The in-phase signal and the quadrature phase signal are converted into analog signals by the digital-to-analog converter DAC, filtered by the low pass filters LPF1 and LPF2, and then up-converted by the transmitting signal mixers TMIX1 and TMIX2, respectively. The power amplifier PA amplifies the up-converted signals and provides them to the wireless transmitted/received signal switch T/R SW.
Next, referring to FIG. 2, the received signal strength indicator RSSI according to an exemplary embodiment of the present invention will be described.
FIG. 2 shows a block diagram of a received signal strength indicator according to an exemplary embodiment of the present invention.
As shown in FIG. 2, the received signal strength indicator RSSI according to an exemplary embodiment of the present invention includes six differential amplifiers AMP1˜AMP6, seven wave rectifiers FWR1˜FWR7, a secondary low pass filter LPF3, and a DC offset cancelling unit 13.
The accuracy of the received signal strength indicator RSSI is mainly determined based on the number of differential amplifiers. For a target error of 1 dB, the received signal strength indicator RSSI according to the exemplary embodiment of the present includes six differential amplifiers AMP1˜AMP6, but is not restricted thereto. The six differential amplifiers AMP1˜AMP6 form an amplifier chain. That is, the output signals of the band pass filters BPF1 and BPF2 in FIG. 1 are amplified by the amplifier chain of the six differential amplifiers AMP1˜AMP6.
The wave rectifier FWR1 rectifies differential signals output from the band pass filters BPF1 and BPF2 in FIG. 1. Each of the six wave rectifiers FWR2˜FWR7 rectifies a differential signal output from each of the six differential amplifiers AMP1˜AMP6. The output signals of the seven wave rectifiers FWR1˜FWR7 are combined and filtered to be a display voltage such as a DC voltage. The operation of the received signal strength indicator RSSI will now be described. For example, when the differential signals output from the band pass filters BPF1 and BPF2 saturate the fourth stage of the amplifier chain, there is no current in the wave rectifiers after the fourth stage and current ISAT flows in the wave rectifiers before the fourth stage. Also, a variable current flows in the wave rectifier of the fourth stage according to a voltage according to the V-I curve of the wave rectifier. Therefore, when designing a wave rectifier, transconductance Gm should be constant over a wide range of input voltages. That is, a wave rectifier of a wide linear range is necessary to implement a wide-range RSSI.
Next, referring to FIG. 3, the wave rectifier according to the first exemplary embodiment of the present invention will be described.
FIG. 3 shows a circuit diagram of the wave rectifier according to the first exemplary embodiment of the present invention.
A class A-B voltage-to-current converter as shown in FIG. 3 may be used for implementing a wave rectifier with a wide linear range. The wave rectifier according to the first exemplary embodiment of the present invention includes eight N-channel metal oxide semiconductor (NMOS) transistors M1, M2, and M5 to M12, and four P-channel metal oxide semiconductor (PMOS) transistors M3, M4, M13, and M14. The input of the wave rectifier according to the first exemplary embodiment of the present invention includes the first input voltage Vin+ and the second input voltage Vin−, and the output of the wave rectifier is output current Iout.
The NMOS transistor M1 includes a drain electrode connected to a drain electrode of the PMOS transistor M3, a gate electrode connected to the first input voltage Vin+, and a source electrode connected to a drain electrode of the NMOS transistor M5.
The NMOS transistor M2 includes a drain electrode connected to a drain electrode of the PMOS transistor M4, a gate electrode connected to the second input voltage Vin−, and a source electrode connected to a drain electrode of the NMOS transistor M6.
The PMOS transistor M3 includes a source electrode connected to the supply voltage Vdd, a gate electrode connected to the bias voltage Vb, and a drain electrode connected to a drain electrode of the NMOS transistor M1.
The PMOS transistor M4 includes a source electrode connected to the supply voltage Vdd, a gate electrode connected to the bias voltage Vb, and a drain electrode connected to a drain electrode of the NMOS transistor M2.
The NMOS transistor M5 includes a drain electrode connected to a source electrode of the NMOS transistor M1, a gate electrode connected to a source electrode of the NMOS transistor M8, and a source electrode connected to the ground voltage GND.
The NMOS transistor M6 includes a drain electrode connected to a source electrode of the NMOS transistor M2, a gate electrode connected to a source electrode of the NMOS transistor M7, and a source electrode connected to the ground voltage GND.
The NMOS transistor M7 includes a drain electrode connected to the supply voltage Vdd, a gate electrode connected to a drain electrode of the PMOS transistor M4, and a source electrode connected to a drain electrode of the NMOS transistor M9.
The NMOS transistor M8 includes a drain electrode connected to the supply voltage Vdd, a gate electrode connected to a drain electrode of the PMOS transistor M3, and a source electrode connected to a drain electrode of the NMOS transistor M10.
The NMOS transistor M9 includes a drain electrode connected to a source electrode of the NMOS transistor M7, a gate electrode connected to a source electrode of the NMOS transistor M7, and a source electrode connected to the ground voltage GND.
The NMOS transistor M10 includes a drain electrode connected to a source electrode of the NMOS transistor M8, a gate electrode connected to a source electrode of the NMOS transistor M8, and a source electrode connected to the ground voltage GND.
The NMOS transistor M11 includes a drain electrode connected to a drain electrode of the PMOS transistor M13, a gate electrode connected to a source electrode of the NMOS transistor M7, and a source electrode connected to the ground voltage GND.
The NMOS transistor M12 includes a drain electrode connected to a drain electrode of the NMOS transistor M14, a gate electrode connected to a source electrode of the NMOS transistor M8, and a source electrode connected to the ground voltage GND.
The PMOS transistor M13 includes a source electrode connected to the supply voltage Vdd, a gate electrode connected to a drain electrode of the PMOS transistor M13, and a drain electrode connected to a drain electrode of the NMOS transistor M11.
The PMOS transistor M14 includes a source electrode connected to supply voltage Vdd, a gate electrode connected to a gate electrode of the PMOS transistor M13, and a drain electrode connected to a drain electrode of the NMOS transistor M12. The drain current of the PMOS transistor M14 corresponds to the output current Iout of the wave rectifier.
The transistors M3 to M6 are biased in a triode region. The feedback loop transistors M9˜M12 bias the gate electrodes of the NMOS transistors M5 and M6 so that the NMOS transistors M5 and M6 maintain a triode operation. Therefore, the voltages V1 and V2 at the drain electrodes of the NMOS transistors M1 and M2 may be very close to the supply voltage Vdd. The source voltage of the NMOS transistors M1 and M2 may be as low as several tens of mV and may be negligible. The transfer function is shown in Equation 1.
I out = I M ⁢ ⁢ 7 - I M ⁢ ⁢ 8 = K n ′ ⁢ K n ⁡ ( V c ⁢ ⁢ m - V tn ) ⁢ ( V nl - 2 ⁢ ⁢ V tn ) 2 ⁢ ⁢ K p ⁡ ( V b ′ - V tp ) ⁢ V id ( Equation ⁢ ⁢ 1 )
In Equation 1, Kn represents a transconductance parameter of each of the NMOS transistors M1 and M2, Kn′ represents a transconductance parameter of each of the NMOS transistors M7 and M8, and Kp represents a transconductance parameter of each of the NMOS transistors M3 and M4. Vtp and Vtn represent threshold voltages of the PMOS transistor and the NMOS transistor. Vid=in+−Vin−, V′b=Vdd−Vb, Vnl≈V1+V2−2Vs,M7,M8, and V1−V2=Vd,M3−Vd,M4 are satisfied. As known from Equation 1, the output current Iout is a function of the differential input voltage Vin
As above, the voltages V1 and V2 at the drain electrodes of the NMOS transistors M1 and M2 is very close to the supply voltage Vdd. The value of V1+V2 is almost constant and its nonlinear effect may be ignored. However, when a voltage of lower than 2 V is supplied, a nonlinear term can occur. Particularly, when the supply voltage is lower than 1.8 V, the nonlinear term becomes more significant.
Next, referring to FIG. 4, the wave rectifier according to the second exemplary embodiment of the present invention will be described.
FIG. 4 shows a circuit diagram of the wave rectifier according to the second exemplary embodiment of the present invention.
As shown in FIG. 4, the wave rectifier according to the second exemplary embodiment of the present invention further includes two NMOS transistors MA and MB besides the wave rectifiers in FIG. 3.
The NMOS transistor MA includes a drain electrode connected to the source electrode of the NMOS transistor M2, a gate electrode connected to the first input voltage Vin+, and a source electrode connected to the source electrode of the NMOS transistor M1.
The NMOS transistor MB includes a drain electrode connected to the source electrode of the NMOS transistor M2, a gate electrode connected to the second input voltage Vin−, and a source electrode connected to the source electrode of the NMOS transistor M1.
To improve the linearity, a class AB V-I linearization technique with source degeneration using a MOS transistor may be used. The gate electrodes of the NMOS transistors MA and MB are connected to the differential input voltage rather than to a bias voltage. Consequently, triode transistors MA and MB undergo varying bias conditions to improve the linearity of the circuit. The drain-source voltage of the NMOS transistors MA and MB is zero. However, the gate-source voltage of the NMOS transistors MA and MB equals that of the NMOS transistors M1 and M2. This implies that the NMOS transistors MA and MB are indeed in the triode region. The small-signal drain-source resistance rdSA and rdsB of the NMOS transistors MA and MB is determined based on Equation 2.
r dsA = r dsB = 1 2 ⁢ ⁢ K n ⁢ ⁢ A ⁡ ( V GS ⁢ ⁢ 1 - V tn ) ( Equation ⁢ ⁢ 2 )
If the NMOS transistor M1 is the same as the NMOS transistor M2 and the NMOS transistor MA is the same as the NMOS transistor MB, the transconductance parameter Knl of the NMOS transistors M1 and M2 and the transconductance parameter KnA of the NMOS transistors MA and MB are as shown in Equation 3.
k n ⁢ ⁢ 1 = μ n ⁢ C ox 2 ⁢ ( W L ) 1 ⁢ ⁢ and ⁢ ⁢ k n ⁢ ⁢ A = μ n ⁢ C ox 2 ⁢ ( W L ) A ( Equation ⁢ ⁢ 3 )
In Equation 3, μn represents electron mobility, Cox represents oxide capacitance, W represents the width of a channel, and L represents the length of the channel.
The small-signal drain-source resistance rs1 and rs2 of the NMOS transistors M1 and M2 is as shown in Equation 4.
r s ⁢ ⁢ 1 = r s ⁢ ⁢ 2 = 1 2 ⁢ ⁢ K n ⁢ ⁢ 1 ⁡ ( V GS ⁢ ⁢ 1 - V tn ) ( Equation ⁢ ⁢ 4 )
If using a small signal T model, the transconductance Gm of the wave rectifier may be determined based on Equation 5.
G m = 4 ⁢ ⁢ K n ⁢ ⁢ 1 ⁢ K n ⁢ ⁢ A ⁡ ( V GS ⁢ ⁢ 1 - V tn ) ( K n ⁢ ⁢ 1 + 4 ⁢ ⁢ K n ⁢ ⁢ A ) ( Equation ⁢ ⁢ 5 )
As seen from Equation 5, there is no nonlinear item and thus the transconductance Gm is constant over the wide-range input signal.
Next, it will be described how the triode transistors MA and MB help to improve the linearity of the wave rectifier.
In a small input signal, the triode transistors MA and MB operate as two source degeneration resistors. As above, the linearity improves over the input signal of a simple differential configuration. In this case, the linearity of this circuit is similar to that of a circuit in which the gates of the triode transistors MA and MB are connected to a fixed bias voltage.
If the amplitude of the first input voltage Vin+ and the second input voltage Vin− increase, the value of V1+V2 will be reduced due to the saturation in V1 or V2, and therefore the value of V1+V2 is no longer constant for large input signals. To alleviate this reduction for large input signals, the gate electrodes of the transistors MA and MB connected to the input signals as shown in FIG. 4 may be helpful. If the input signal increases, the drain-source resistance of the transistor MA or MB reduces as shown in Equation 2. The reduced drain-source resistance tends to boost the value of the V1+V2 resulting in partial canceling of the V1+V2 reduction. Therefore, by using two triode transistors MA and MB, constant current through the triode transistors M1 and M2 will be forced. The constant current through the NMOS transistors M1 and M2 means that the value of V1+V2 is maintained to be constant, which helps to maintain the linearity range. Thus, if a proper ratio of K1/KA is chosen, more stable transconductance is achieved. From simulation processes, it is shown that the ratio K1/KA=5 will be an optimum ratio.
Next, referring to FIG. 5, a differential amplifier according to an exemplary embodiment of the present invention will be described.
FIG. 5 shows a circuit diagram of a differential amplifier according to an exemplary embodiment of the present invention.
As shown in FIG. 5, the differential amplifier according to an exemplary embodiment of the present invention adopts a simple differential pair with active loading. The differential amplifier includes two resistors R1 and R2, six NMOS transistors M21˜M23 and M26˜M28, and three PMOS transistors M24, M25, and M29. In FIG. 5, the input of the differential amplifier includes the first input voltage In+ and the second input voltage In−. The output of the differential amplifier includes the first output voltage Out+ and the second output voltage Out−.
The resistor R1 includes a terminal connected to a drain electrode of the PMOS transistor M25. The resistor R2 includes a terminal connected to a drain electrode of the PMOS transistor M24 and the other terminal connected to the other terminal of the resistor R1.
The NMOS transistor M21 includes a drain electrode connected to the drain electrode of the PMOS transistor M25, a gate electrode connected to the first input voltage In+, and a source electrode connected to the drain electrode of the NMOS transistor M23.
The NMOS transistor M22 includes a drain electrode connected to the drain electrode of the PMOS transistor M24, a gate electrode connected to the second input voltage In−, and a source electrode connected to the drain electrode of the NMOS transistor M23.
The NMOS transistor M23 includes a drain electrode connected to the source electrode of the NMOS transistor M21, a gate electrode connected to the bias voltage, and a source electrode connected to the ground voltage GND.
The PMOS transistor M24 includes a source electrode connected to the supply voltage Vdd, a gate electrode connected to the drain electrode of the PMOS transistor M29, and a drain electrode connected to the drain electrode of the NMOS transistor M22.
The PMOS transistor M25 includes a source electrode connected to the supply voltage Vdd, a gate electrode connected to the drain electrode of the PMOS transistor M29, and a drain electrode connected to the drain electrode of the NMOS transistor M21.
The NMOS transistor M26 includes a drain electrode connected to the source electrode of the NMOS transistor M27, a gate electrode connected to the bias voltage, and a source electrode connected to the ground voltage GND.
The NMOS transistor M27 includes a drain electrode connected to the drain electrode of the PMOS transistor M29, a gate electrode connected to the other terminal of the resistor R1, and a source electrode connected to the drain electrode of the NMOS transistor M26.
The NMOS transistor M28 includes a drain electrode connected to the supply voltage Vdd, a gate electrode connected to the reference voltage Vref, and a source electrode connected to the drain electrode of the NMOS transistor M26.
The PMOS transistor M29 includes a source electrode connected to the supply voltage Vdd, a gate electrode connected to the drain electrode of the PMOS transistor M29, and a drain electrode connected to the drain electrode of the NMOS transistor M27.
The NMOS transistor M23 operates a current source with the value of 120 μA.
The transistors M26 to M29 form a common mode feedback stabilizing a DC output voltage.
Next, referring to FIG. 6, a DC offset cancelling unit according to an exemplary embodiment of the present invention will be described.
FIG. 6 shows a circuit diagram of a DC offset cancelling unit according to an exemplary embodiment of the present invention.
The DC offset cancelling unit according to an exemplary embodiment of the present invention is located between the output of the last stage and the input of the first stage as shown in FIG. 2.
As shown in FIG. 6, the DC offset cancelling unit 13 according to an exemplary embodiment of the present invention includes seven NMOS transistors M31 to M37 and two capacitors C1 and C2. In FIG. 6, the input of the DC offset cancelling unit 13 is the first output voltage Vout+ of the last gain stage of the amplifier chain, and the output of the DC offset cancelling unit 13 is the first input voltage Vin+ and the second input voltage Vin− of the first gain stage of the amplifier chain.
The NMOS transistor M31 includes a drain electrode connected to the first output voltage Vout+, a gate electrode connected to the bias voltage Vbias 2, and a source electrode connected to the drain electrode of the NMOS transistor M36.
The NMOS transistor M32 includes a drain electrode connected to the second output voltage Vout−, a gate electrode connected to the bias voltage Vbias2, and a source electrode connected to the drain electrode of the NMOS transistor M37.
The NMOS transistor M33 includes a drain electrode connected to the source electrode of the NMOS transistor M34, a gate electrode connected to the bias voltage Vbias 1, and a source electrode connected to the ground voltage GND.
The NMOS transistor M34 includes a drain electrode connected to the first input voltage Vin+, a gate electrode connected to the source electrode of the NMOS transistor M31, and a source electrode connected to the drain electrode of the NMOS transistor M33.
The NMOS transistor M35 includes a drain electrode connected to the second input voltage Vin−, a gate electrode connected to the source electrode of the NMOS transistor M32, and a source electrode connected to the drain electrode of the NMOS transistor M33.
The NMOS transistor M36 includes a drain electrode connected to the source electrode of the NMOS transistor M31, a gate electrode connected to the ground voltage GND, and a source electrode connected to the ground voltage GND.
The NMOS transistor M37 includes a drain electrode connected to the source electrode of the NMOS transistor M32, a gate electrode connected to the ground voltage GND, and a source electrode connected to the ground voltage GND.
The capacitor C1 includes a terminal connected to the source electrode of the NMOS transistor M31 and the other terminal connected to the ground voltage GND.
The capacitor C2 includes a terminal connected to the source electrode of the NMOS transistor M32 and the other terminal connected to the ground voltage GND.
The NMOS transistors M31 and M32 function as large resistance which forms low pass filter characteristic with the capacitors C1 and C2. A low frequency signal is filtered and input to the gate of the differential pair comprised of the transistors M33 and M34, and is then feedback to the first stage of the amplifier chain to cancelling a DC offset signal.
FIG. 7 shows voltage-current characteristics of the wave rectifier according to an exemplary embodiment of the present invention.
In FIG. 7, the dotted line represents the voltage-current characteristic of the wave rectifier according to the first exemplary embodiment in FIG. 3, and the solid line shows the voltage-current characteristic of the wave rectifier according to the second exemplary embodiment in FIG. 4.
As seen from FIG. 7, the wave rectifier according to the second exemplary embodiment has a wider linear characteristic than that of the wave rectifier according to the first exemplary embodiment.
FIG. 8 shows the simulation result of the received signal strength indicator RSSI according to the exemplary embodiment of the present invention.
Particularly, FIG. 8 shows the simulation result of the received signal strength indicator RSSI using a wide range wave rectifier implemented based on a wide-linear-range voltage-to-current converter. Here, the wide-linear-range voltage-to-current converter may be designed by adopting a class AB voltage-current technology with source degeneration using a MOS transistor. According to the simulation result in FIG. 8, the received signal strength indicator can detect an input signal power from −110 dBm to −20 dBm with an error of ±1.0 dB. If it is implemented in 0.18 μm CMOS technology, the received signal strength indicator consumes about 2 mW from the supply voltage of 1.8 V. The simulation results of the implemented received signal strength indicator may be summarized in Table 1.
TABLE 1
Parameters Value
Technology 0.18 μm CMOS
Supply voltage [V] 1.8
Current consumption [mA] 1.1
Total gain [dB] 72
Bandwidth [MHz] 10
RSSI dynamic [dB] 90 (−110~−20)
RSSI error [dB] ±1.2
According to an exemplary embodiment of the present invention, it is possible to implement a wide-range received signal strength indicator with low power.
An exemplary embodiment of the present invention may not only be embodied through the above-described apparatus and/or method, but may also be embodied through a program that executes a function corresponding to a configuration of the exemplary embodiment of the present invention or through a recording medium on which the program is recorded, and can be easily embodied by a person of ordinary skill in the art from a description of the foregoing exemplary embodiment.
While this invention has been described in connection with what is presently considered to be practical exemplary embodiments, it is to be understood that the invention is not limited to the disclosed embodiments, but, on the contrary, is intended to cover various modifications and equivalent arrangements included within the spirit and scope of the appended claims.

Claims (18)

What is claimed is:
1. A rectifier comprising: a first transistor including a gate electrode connected to an input voltage; a second transistor including a gate electrode connected to a second input voltage; a third transistor including a source electrode connected to a source electrode of the first transistor, a drain electrode connected to a source electrode of the second transistor, and a gate electrode connected to the first input voltage; and a fourth transistor including a source electrode connected to the source electrode of the first transistor, a drain electrode connected to the source electrode of the second transistor, and a gate electrode connected to the second input voltage.
2. The rectifier of claim 1, further comprising: a fifth transistor including a gate electrode connected to a drain electrode of the first transistor; and a sixth transistor including a gate electrode connected to a source electrode of the fifth transistor.
3. The rectifier of claim 2, further comprising: a seventh transistor including a gate electrode connected to a drain electrode of the second transistor; an eighth transistor including a gate electrode connected to a source electrode of the seventh transistor; and a ninth transistor including a gate electrode connected to a drain electrode of the eighth transistor and a drain electrode connected to a drain electrode of the sixth transistor.
4. The rectifier of claim 3, further comprising: a tenth transistor including a gate electrode connected to a bias voltage and a drain electrode connected to the drain electrode of the firth transistor; and an eleventh transistor including a gate electrode connected to a bias voltage and a drain electrode connected to the drain electrode of the second transistor.
5. The rectifier of claim 4, further comprising: a twelfth transistor including a drain electrode connected to the source electrode of the first transistor and a gate electrode connected to the source electrode of the fifth transistor; and a thirteenth transistor including a drain electrode connected to the source electrode of the second transistor and a gate electrode connected to the source electrode of the seventh transistor.
6. The rectifier of claim 5, further comprising: a fourteenth transistor including a drain electrode connected to the source electrode of the seventh transistor and a gate electrode connected to the source electrode of the seventh transistor, and a fifteenth transistor including a drain electrode connected to the source electrode of the fifth transistor and a gate electrode connected to the source electrode of the fifth transistor.
7. The rectifier of claim 6, further comprising a sixteenth transistor including a drain electrode connected to the drain electrode of the eighth transistor and a gate electrode connected to the drain electrode of the eighth transistor.
8. A rectifier comprising: a class AB voltage-current converter including a first transistor of which a gate electrode is connected to a first input voltage and a second transistor of which a gate electrode is connected to a second input voltage; a third transistor including a source electrode connected to a source electrode of the first transistor, a drain electrode connected to a source electrode of the second transistor, and a gate electrode connected to the first input voltage; and a fourth transistor including a source electrode connected to the source electrode of the first transistor, a drain electrode connected to the source electrode of the second transistor, and a gate electrode connected to the second input voltage.
9. The rectifier of claim 8, further comprising: a fifth transistor including a gate electrode connected to a drain electrode of the first transistor; and a sixth transistor including a gate electrode connected to a source electrode of the fifth transistor.
10. The rectifier of claim 9, further comprising: a seventh transistor including a gate electrode connected to the source electrode of the second transistor; an eighth transistor including a gate electrode connected to a source electrode of the seventh transistor; and a ninth transistor including a gate electrode connected to a drain electrode of the eighth transistor and a drain electrode connected to the drain electrode of the fourth transistor.
11. A received signal strength indicator, comprising: a plurality of differential amplifiers for forming an amplifier chain that amplifies differential signals; a plurality of rectifiers for rectifying output signals from the plurality of differential amplifiers and the differential signals, respectively; and a first low pass filter for combining output signals from the plurality of rectifiers and outputting received signal strength, wherein at least one input among inputs for the plurality of rectifiers includes a first input voltage and a second input voltage, and at least one among the plurality of rectifiers includes: a first transistor including a gate electrode connected to the first input voltage; and a second transistor including source electrode connected to a source electrode of the first transistor, a drain electrode connected to a drain electrode of the first transistor, and a gate electrode connected to the second input voltage, wherein the at least one among the plurality of rectifiers further includes: a third transistor including a gate electrode connected to the first input voltage and a source electrode connected to the source electrode of the first transistor; and a fourth transistor including a gate electrode connected to the second input voltage and a source electrode connected to the drain electrode of the first transistor.
12. The received signal strength indicator of claim 11, further comprising: a fifth transistor including a gate electrode connected to a drain electrode of the third transistor; and a sixth transistor including a gate electrode connected to a source electrode of the fifth transistor.
13. The received signal strength indicator of claim 12, further comprising: a seventh transistor including a gate electrode connected to a drain electrode of the fourth transistor; an eighth transistor including a gate electrode connected to a source electrode of the seventh transistor; and a ninth transistor including a gate electrode connected to a drain electrode of the eighth transistor and a drain electrode connected to a drain electrode of the sixth transistor.
14. The received signal strength indicator of claim 11, wherein at least one among the plurality of differential amplifiers is provided with a third input voltage and outputs a first output voltage, and at least one among the plurality of differential amplifiers includes: a fifth transistor including a gate electrode connected to the third input voltage and a drain electrode connected to the first output voltage; and a sixth transistor including a drain electrode connected to the drain electrode of the sixth transistor.
15. The received signal strength indicator of claim 14, wherein at least one among the plurality of differential amplifiers is further provided with a fourth input voltage and further outputs a second output voltage, and at least one among the plurality of differential amplifiers includes: a seventh transistor including a gate electrode connected to the fourth input voltage and a drain electrode connected to the second output voltage; an eighth transistor including a drain electrode connected to the drain electrode of the seventh transistor; and a ninth transistor including a gate electrode connected to a bias voltage.
16. The received signal strength indicator of claim 15, wherein the at least one among the plurality of differential amplifiers further includes: a first resistor including a terminal connected to the drain electrode of the sixth transistor; a second resistor including a terminal connected to the drain electrode of the eighth transistor and the other terminal connected to the other terminal of the first resistor; a tenth transistor including a gate electrode connected to a gate electrode of the sixth transistor and a drain electrode connected to the gate electrode of the sixth transistor; an eleventh transistor including a drain electrode connected to the drain electrode of the tenth transistor and a gate electrode connected to the other terminal of the first resistor; a twelfth transistor including a source electrode connected to a source electrode of the eleventh transistor and a gate electrode connected to a reference voltage; and a thirteenth transistor including a drain electrode connected to the source electrode and a gate electrode connected to the bias voltage.
17. The received signal strength indicator of claim 11, further comprising: a second low pass filter; and a fifth transistor.
18. A receiver, comprising: a first low pass filter for filtering an in-phase signal; a second low pass filter for filtering a quadrature phase signal; and a received signal strength indicator, wherein the received signal strength indicator includes: a plurality of differential amplifiers forming an amplifier chain that uses the filtered in-phase signal and the filtered quadrature phase signal as differential signals and amplifies the differential signals; and a plurality of rectifiers for rectifying output signals from the plurality of differential amplifiers and the differential signals, respectively, wherein at least one among the plurality of rectifiers includes: a first transistor including a gate electrode connected to a first input voltage; and a second transistor including a source electrode connected to a source electrode of the first transistor, a drain electrode connected to a drain electrode of the first transistor, and a gate electrode connected to a second input voltage, wherein the at least one among the plurality of rectifiers further includes: a third transistor including a gate electrode connected to the first input voltage and a source electrode connected to the source electrode of the first transistor; and a second transistor including a gate electrode connected to the second input voltage and a source electrode connected to the drain electrode of the first transistor.
US13/716,443 2011-12-15 2012-12-17 Rectifier, received signal strength indicator, and receiver Expired - Fee Related US8868017B2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR1020110135629A KR20130068126A (en) 2011-12-15 2011-12-15 Rectifier, received signal strength indicator, and receiver
KR10-2011-0135629 2011-12-15

Publications (2)

Publication Number Publication Date
US20130156084A1 US20130156084A1 (en) 2013-06-20
US8868017B2 true US8868017B2 (en) 2014-10-21

Family

ID=48610106

Family Applications (1)

Application Number Title Priority Date Filing Date
US13/716,443 Expired - Fee Related US8868017B2 (en) 2011-12-15 2012-12-17 Rectifier, received signal strength indicator, and receiver

Country Status (2)

Country Link
US (1) US8868017B2 (en)
KR (1) KR20130068126A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20140120853A1 (en) * 2012-10-30 2014-05-01 Anayas360.Com, Llc Millimeter-wave mixed-signal automatic gain control
US10979068B1 (en) 2019-09-20 2021-04-13 Qualcomm Incorporated Digital-to-analog converter

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20170075892A (en) 2015-12-23 2017-07-04 에스케이하이닉스 주식회사 Differential amplifier circuit, voltage regulator and semiconductor memory device including the same

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5471166A (en) * 1993-07-13 1995-11-28 Nec Corporation Logarithmic amplifying circuit using quadritail cells
US6311049B1 (en) * 1997-12-24 2001-10-30 Sony Corporation Receiving signal strength indicator uses feed forward level detecting signal
US20060154628A1 (en) * 2002-05-27 2006-07-13 Takuji Mochizuki Receiver of carrier sense multiplexing connection method and interference suppressing method thereof
US7095256B1 (en) 2003-07-17 2006-08-22 Massachusetts Institute Of Technology Low-power wide dynamic range envelope detector system and method
US7592794B2 (en) 2006-03-30 2009-09-22 Texas Instruments Deutschland Gmbh Integrated low power received signal strength indicator (RSSI) with linear characteristic

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5471166A (en) * 1993-07-13 1995-11-28 Nec Corporation Logarithmic amplifying circuit using quadritail cells
US6311049B1 (en) * 1997-12-24 2001-10-30 Sony Corporation Receiving signal strength indicator uses feed forward level detecting signal
US20060154628A1 (en) * 2002-05-27 2006-07-13 Takuji Mochizuki Receiver of carrier sense multiplexing connection method and interference suppressing method thereof
US7095256B1 (en) 2003-07-17 2006-08-22 Massachusetts Institute Of Technology Low-power wide dynamic range envelope detector system and method
US7592794B2 (en) 2006-03-30 2009-09-22 Texas Instruments Deutschland Gmbh Integrated low power received signal strength indicator (RSSI) with linear characteristic

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
Chi-Hung Lin, et al; "A 1.2V Micropower CMOS Class-AB V-I Converter for VLSI Cells Library Design", Midwest Symposium on Circuits and Systems, pp. 364-367, Aug. 1998.
Po-Chiun Huang, et al; "A 2-V 10.7-MHz CMOS Limiting Amplifier/RSSI", IEEE Journal of Solid-State Circuits, vol. 35, No. 10, Oct. 2000, pp. 1474-1480.

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20140120853A1 (en) * 2012-10-30 2014-05-01 Anayas360.Com, Llc Millimeter-wave mixed-signal automatic gain control
US10498382B2 (en) * 2012-10-30 2019-12-03 Maja Systems Millimeter-wave mixed-signal automatic gain control
US10979068B1 (en) 2019-09-20 2021-04-13 Qualcomm Incorporated Digital-to-analog converter

Also Published As

Publication number Publication date
KR20130068126A (en) 2013-06-25
US20130156084A1 (en) 2013-06-20

Similar Documents

Publication Publication Date Title
US8013651B2 (en) Signal converter for wireless communication and receiving device using the same
US7514981B2 (en) Mixer circuit
US7808319B2 (en) Differential amplifier circuit and frequency mixer for improving linearity
US20090085663A1 (en) Transconductor Having High Linearity and Programmable Gain and Mixer using the Same
US7215199B2 (en) Method and system for simplifying common mode feedback circuitry in multi-stage operational amplifiers
US9692473B2 (en) Offset compensation in a receiver
US7741909B2 (en) Linear-in-dB variable gain amplifier
JP2013009390A (en) High-linearity complementary amplifier
JP3971368B2 (en) A signal intensity detection circuit and an amplification factor control system using the same.
US7948314B2 (en) Tunable linear operational transconductance amplifier
US6750715B2 (en) Logarithmic IF amplifier with dynamic large signal bias circuit
US8854134B2 (en) Chip card
US6388502B2 (en) Semiconductor integrated circuit
US8868017B2 (en) Rectifier, received signal strength indicator, and receiver
US7492226B2 (en) Linearization apparatus of triode region type operational transconductance amplifier
US20110133837A1 (en) Variable gain amplifier
US8953346B2 (en) Converting circuit for converting input voltage into output current
US11456707B2 (en) Power amplifier circuit
US7501892B2 (en) Amplifier circuit and communication device
US20050052891A1 (en) Method of acquiring low distortion and high linear characteristic in triode-typed transconductor
US20170111011A1 (en) Balanced up-conversion mixer
Bai et al. A review of CMOS variable gain amplifiers and programmable gain amplifiers
CN107579715B (en) Broadband linear CMOS low-noise amplifier circuit
US8289080B2 (en) Current-mode amplifier
US9614498B2 (en) Active balun circuit and transformer

Legal Events

Date Code Title Description
AS Assignment

Owner name: ELECTRONICS AND TELECOMMUNICATIONS RESEARCH INSTIT

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KANG, HOYONG;KIEN, NGUYEN TRUNG;KIM, SE HAN;AND OTHERS;SIGNING DATES FROM 20121109 TO 20121115;REEL/FRAME:029480/0263

STCF Information on status: patent grant

Free format text: PATENTED CASE

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YR, SMALL ENTITY (ORIGINAL EVENT CODE: M2551)

Year of fee payment: 4

FEPP Fee payment procedure

Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY

LAPS Lapse for failure to pay maintenance fees

Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY

STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20221021