US8859979B2 - Pixel matrix with compensation of ohmic drops on the power supplies - Google Patents

Pixel matrix with compensation of ohmic drops on the power supplies Download PDF

Info

Publication number
US8859979B2
US8859979B2 US12/242,057 US24205708A US8859979B2 US 8859979 B2 US8859979 B2 US 8859979B2 US 24205708 A US24205708 A US 24205708A US 8859979 B2 US8859979 B2 US 8859979B2
Authority
US
United States
Prior art keywords
matrix
source
current
biasing
gate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related, expires
Application number
US12/242,057
Other languages
English (en)
Other versions
US20090085141A1 (en
Inventor
Arnaud PEIZERAT
Marc Arques
Jean-Luc Martin
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Commissariat a lEnergie Atomique et aux Energies Alternatives CEA
Original Assignee
Commissariat a lEnergie Atomique CEA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Commissariat a lEnergie Atomique CEA filed Critical Commissariat a lEnergie Atomique CEA
Assigned to COMMISSARIAT A L'ENERGIE ATOMIQUE reassignment COMMISSARIAT A L'ENERGIE ATOMIQUE ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: ARQUES, MARC, MARTIN, JEAN-LUC, PEIZERAT, ARNAUD
Publication of US20090085141A1 publication Critical patent/US20090085141A1/en
Application granted granted Critical
Publication of US8859979B2 publication Critical patent/US8859979B2/en
Expired - Fee Related legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/30—Transforming light or analogous information into electric information
    • H04N5/32—Transforming X-rays
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N25/00—Circuitry of solid-state image sensors [SSIS]; Control thereof
    • H04N25/60—Noise processing, e.g. detecting, correcting, reducing or removing noise
    • H04N25/67—Noise processing, e.g. detecting, correcting, reducing or removing noise applied to fixed-pattern noise, e.g. non-uniformity of response
    • H04N25/671—Noise processing, e.g. detecting, correcting, reducing or removing noise applied to fixed-pattern noise, e.g. non-uniformity of response for non-uniformity detection or correction
    • H04N25/677—Noise processing, e.g. detecting, correcting, reducing or removing noise applied to fixed-pattern noise, e.g. non-uniformity of response for non-uniformity detection or correction for reducing the column or line fixed pattern noise
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N25/00—Circuitry of solid-state image sensors [SSIS]; Control thereof
    • H04N25/70—SSIS architectures; Circuits associated therewith
    • H04N25/709—Circuitry for control of the power supply
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N25/00—Circuitry of solid-state image sensors [SSIS]; Control thereof
    • H04N25/70—SSIS architectures; Circuits associated therewith
    • H04N25/76—Addressed sensors, e.g. MOS or CMOS sensors
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N25/00—Circuitry of solid-state image sensors [SSIS]; Control thereof
    • H04N25/70—SSIS architectures; Circuits associated therewith
    • H04N25/76—Addressed sensors, e.g. MOS or CMOS sensors
    • H04N25/77—Pixel circuitry, e.g. memories, A/D converters, pixel amplifiers, shared circuits or shared components
    • H04N5/3698—
    • H04N5/374—

Definitions

  • the invention relates to the field of microelectronic devices formed by elementary cells or matrix pixels and especially applies to large matrices that have a current source in each pixel, for example X-ray detector matrices.
  • the invention permits homogeneous consumption and performances to be obtained between the pixels or elementary cells of a matrix device in which the cells are respectively equipped with a current source.
  • the invention provides for the use of a matrix microelectronic device formed by elementary cells respectively comprising a current source whose consumption depends on a difference of two biasing potentials, and means for compensating an ohmic drop in one or several lines carrying one of said two potentials to the pixels.
  • the signals sent from the elementary cells or pixels of the matrix are generally read by scanning the horizontal lines or rows of the matrix.
  • a selection of a given line or given horizontal row of the matrix may for example permit the output signals from the pixels of this given line to be obtained on the vertical columns or rows of the matrix.
  • the power supply or pilot voltages are supplied to the pixels, by means of a conductive network that may be for example in the form of conductive lines, or conductive gates.
  • the power supply or pilot voltages undergo ohmic drops in this conductive network, which may, on large matrices, reach several tens of millivolts or even more.
  • FIG. 1 An example of an X-ray detection matrix microelectronic device, formed by a 2*2 matrix, of 2 horizontal rows and 2 vertical rows of elementary cells also called pixels 10 11 , 10 12 , 10 21 , 10 22 , is illustrated in FIG. 1 .
  • the consumption of each pixel is mainly that of a current source formed by a transistor T 1 .
  • This current source is only activated when a horizontal row or line of the matrix is selected.
  • Ids (I 0 *e (Vgs/(kT/q) )
  • I 0 a constant which especially depends on the geometry of the transistor T
  • T the temperature in Kelvin's
  • the equation defining the current Ids is different, but the problem is the same.
  • the application of the potential Vg to the gate of the transistor T 1 causes very little consumption of current at the gate. Consequently, in a conductive network supplying the potential Vg to all of the gates of the transistor T 1 acting as current sources, the ohmic drop is relatively low. In return, the application of the potential Vs to the source of the transistor T 1 causes greater consumption of current at the source.
  • the corresponding conductive network designed to carry the current Ids from the source of the transistor T 1 may then be subject to major ohmic drops and differ significantly in function of the position of the transistor in the matrix.
  • the problem is raised to find a new matrix microelectronic device, especially for the detection of electromagnetic radiation, for example X-rays, whose elementary cells or pixels are respectively equipped with a current source, that does not have the disadvantages mentioned above.
  • the invention relates to a matrix microelectronic device comprising:
  • the device is further equipped with means for biasing conductor gate biasing lines comprising:
  • the gate biasing lines are provided to connect the respective gate electrodes of the current respective generator transistors of the cells of a row of cells of the matrix.
  • the source biasing lines are provided to connect the respective sources electrodes of the respective current generator transistors of the cells of a row of cells of the matrix.
  • the consumption of the current source transistors especially depends on a difference between the gate potential and the source potential of these transistors.
  • This invention thus provides for the use of means to compensate an ohmic drop in one or several lines carrying the source potential of the current transistors by creating a corresponding decrease of the gate potentials, in order to obtain a difference in potentials between gate and source, that is constant from one current source transistor to another.
  • the generating means are provided so that the change or variation of potentials along said first connection line, is able to compensate the decrease in source potentials in one or several source biasing line(s).
  • the generating means are constantly connected to the first connection line and are in the form of voltage generating means comprising means for applying a first potential vg 1 to a first end of said first connection line and means for applying a second potential vg 2 to a second end of said first connection line, opposite the first end.
  • the first potential vg 1 and the second potential vg 2 may be provided in function of at least an estimation of a diminution in potential between the ends of at least one source biasing line.
  • This estimation may be made experimentally or using a computerised simulation tool.
  • the generating means are means for generating a reference current, one or several rows of the matrix further comprising: at least one additional transistor fitted so as to form current mirrors, respectively with the current generator transistors of the cells of said row of the matrix, wherein the reference current serves as the input current to said current mirrors.
  • said first connection line is connected to a gate biasing conductor line, when the cells connected to this gate biasing conductor line are selected and supply their output signal.
  • the source biasing lines may be connected to one another by means of a second connection line, wherein the additional transistors are positioned along an additional conductor line connected to said second connection line.
  • the additional conductor line may be identical to the source conductor biasing lines.
  • one or several rows of the matrix may further comprise: switching means controlled by a cell row selection signal, capable of transmitting, in function of the state of said selection signal, said reference current to the input of the current mirrors of a row.
  • the switching means may be in the form of at least one switching transistor.
  • the current gain of the current mirrors may be equal to 1/K (where K>1), wherein the additional conductor line has a linear resistance equal to or around 1/K the linear resistance of the source biasing lines. This permits the impedance to be reduced below which the gate potentials are supplied.
  • Said first connection line may be provided with a linear resistance that is identical or substantially equal to the respective linear resistance of said source biasing lines.
  • the transistors of a succession of current source transistors may respectively have a source electrode connected to a same source biasing conductor line, and a gate electrode respectively connected to one of said conductor gate biasing lines.
  • the generating means and said first connection line may be provided to position the gate electrode potentials of said gate electrodes of said succession of transistors, to different decreasing potentials.
  • FIG. 1 illustrates a matrix microelectronic device of the prior art
  • FIG. 2 illustrates a first example of a matrix microelectronic device of the invention
  • FIG. 3 illustrates a second example of matrix microelectronic device of the invention.
  • This device comprises a matrix of n horizontal rows and m vertical rows of elementary cells 100 11 , 100 12 , . . . , 100 21 , 100 22 , . . . , 100 ij , 100 mn , where n may be equal to m, and for example between 1 and 10000, for example equal to 2000.
  • the elementary cells may be for example electromagnetic radiation sensor pixels and may respectively comprise at least one electromagnetic radiation detector element, for example an X-ray detector, as well as at least one electronic circuit associated to the detector.
  • the elementary cells may be for example the cells of a reading matrix, wherein the cells are respectively associated to a photoconductive element, for example of the CdTe, CdZnTe, PbI 2 , HgI 2 , PbO, Se types, hybridised or assembled or deposited onto the matrix.
  • a photoconductive element for example of the CdTe, CdZnTe, PbI 2 , HgI 2 , PbO, Se types, hybridised or assembled or deposited onto the matrix.
  • the invention may apply to other types of large matrix microelectronic devices, especially to pixel matrices respectively equipped with a current source.
  • the matrix of elementary cells may be large in size, for example around ten square centimeters or several hundreds of square centimeters, for example a dimension of around 10 cm ⁇ 10 cm or 20 cm ⁇ 20 cm.
  • the elementary cells may respectively comprise a photo detector sensitive to visible light for example in the form of a photodiode, or a phototransistor, coupled to one or several CsI, or Gd 2 O 2 S based flashing layers for example, which permit the X photons to be detected and which transform them into visible photons.
  • Components for example made using CMOS technology, carry out the detection by transforming the visible photons into electrical charges.
  • Each elementary cell or pixel of the matrix device may comprise for example a photodiode, as well as a plurality of transistors (the photodiode and the transistors of each pixel are shown diagrammatically in the form of a block with reference 101 in FIG. 2 ).
  • the device also comprises one or several addressing circuits and in particular at least one addressing circuit 102 for horizontal lines or rows of the matrix, formed for example by one or several offset registers.
  • the sizes detected by the pixels and translated in the form of signals may be read line by line, using a selection signal Phi_line(i) of a row i (where 1 ⁇ i ⁇ n) generated by the addressing circuit 102 .
  • Data lines (not shown in this figure) are provided to carry the signals from the cells or pixels of a vertical row or column of the matrix, wherein these signals are then multiplexed.
  • One or several transistors of each pixel may be connected to a biasing line supplying a power supply potential Vdd.
  • Each cell or pixel of the matrix also comprises a current source, which may be in the form of a transistor T 1 , biased so that it is in saturation operation.
  • Conductor lines 105 1 , 105 2 are provided to serve as the biasing line of the respective sources of the transistors T 1 of each pixel of a row, for example vertical, of the matrix.
  • the source biasing conductor lines 105 1 , 105 2 may be connected to one another at the edge of the matrix, by means of a connection zone 106 .
  • the source biasing lines 105 1 , 105 2 respectively have a linear resistance noted R_pix(i,j).
  • R_pix(i,j) the potential of the source electrodes of the transistors T 1 is likely to decrease.
  • connection zone 106 may be in the form of at least one conductor line perpendicular to the source biasing lines 105 1 , 105 2 , set to a potential Vs for example of around 0 V, and provided so that it is sufficiently conductive for the differences in potential at the points of interconnection between the conductive lines 105 1 , 105 2 , and the connection 106 to be negligible, for example at least below 1 mV.
  • connection zone 106 may be made larger, for example ten or several tens of times larger than the conductor lines 105 1 , 105 2 .
  • the connection zone 106 may be provided for example, with a width of around 100 ⁇ m whilst the conductor lines 105 1 , 105 2 are provided with a width of around 2 ⁇ m.
  • connection zone 106 may also be used on more metallic interconnection levels than the conductor lines 105 1 , 105 2 .
  • the connection zone 106 may be used on 2 interconnection levels using CMOS technology, whilst the conductor lines 105 1 , 105 2 may be used on a single level.
  • connection zone may comprise connector pins spaced out regularly along a conductor line.
  • Conductor lines 107 1 , 107 2 are provided to serve as biasing lines for the respective gates of the current source transistors T 1 of each pixel of a row, for example horizontal, of the matrix.
  • connection zone 108 may be connected to one another, by means of a connection zone 108 .
  • the connection zone 108 may be in the form of at least one second conductor line, orthogonal to the gate biasing lines 107 1 , 107 2 .
  • the connection zone 108 may have a linear resistance R_lat(i) provided so that the relationship R_lat(i)/R_pix(i,j) is constant.
  • the conductor lines 105 1 , 105 2 and the conductor line 108 may be designed so that the relationship R_lat(i)/R_pix(i,j) is equal to 1.
  • the connection zone 108 may be in the form of a conductor line, identical to the conductor lines 105 1 , 105 2 .
  • the conductor line 108 has one end set to a first potential Vg 1 , using generating means comprising means 110 permitting the first potential Vg 1 to be supplied and another end set to a second potential, for example left free or connected to means 120 permitting a second potential Vg 2 to be supplied that is different from the first potential.
  • the second potential Vg 2 may be applied using said generating means featuring means 120 permitting the second potential Vg 2 to be supplied. According to one example, when Vs is around 0 V, and Rlat is around 1 ⁇ , a pixel current of around 0.1 mA and a number of lines of around 2000, the potentials Vg 2 and Vg 1 may be around 0.7 Volts and 0.5 Volts.
  • Vg 1 and Vg 2 potentials By applying different Vg 1 and Vg 2 potentials to the ends of the conductor line 108 , a current is forced into this conductor line 108 that is connected to the gate of the current source transistors T 1 . A change in potential or a variation of potential or a decrease of potential is created, along the conductor line 108 , so as to obtain a different potential at the intersection of each gate conductor line 107 1 , 107 2 with the second conductor line.
  • the potential at a point P 10 at the intersection of the first connection zone 108 and a gate biasing line 107 1 , is different from the potential at a point P 20 , at the intersection of the first connection zone 108 and another gate biasing line 107 2 .
  • each gate conductor line 107 1 , 107 2 is substantially the same along its entire length, given that the gate voltage of the current source transistors T 1 , induces very little consumption.
  • the potential at a point P 10 at the intersection of the first connection zone 108 and a gate biasing line 107 1 , is substantially equal to the potential at a second point P 11 of the gate biasing line 107 1 , situated at the gate of a current source transistor T 1 , and substantially equal to the potential at a third point P 12 of the gate biasing line 107 1 , situated at the gate of another current source transistor T 1 .
  • Two potentials Vg 2 and Vg 1 may be provided in function of an estimation of the drop in potential between the respective ends of the source biasing lines 105 1 , 105 2 .
  • This estimation may be made experimentally or for example by computer simulation using software such as Pspice (Cadence) or Eldo (Mentor Graphics).
  • the two potentials Vg 2 and Vg 1 may be set so that the difference Vg 2 ⁇ Vg 1 between the two potentials, is equal to an estimation of Vs(N) ⁇ Vs(1) where 1 and N designate the pixels at the ends of a vertical row of the matrix.
  • an ohmic drop in the lines 105 1 , 105 2 , carrying the source potential to a vertical row of pixels of the matrix may be compensated by generating a change or decrease in potential corresponding to a conductor line perpendicular to the lines carrying the gate potential. It is thus possible to obtain a difference between the gate potential and source potential Vg ⁇ Vs that is substantially equal for all of the current source transistors T 1 . It is thus possible to obtain a consumption that is substantially constant from one pixel to another of the matrix.
  • FIG. 3 A second example of a device according to the invention is illustrated in FIG. 3 .
  • This device differs from that previously described, especially in that it comprises a conductor line reference 208 (as the conductor line 108 has been removed), that is connected to the first connection zone 106 connecting the source biasing conductor lines 105 1 , 105 2 .
  • the conductor line 208 is preferably identical to the source conductor lines 105 1 , 105 2 , especially in terms of linear resistance, and may be parallel to the latter.
  • the device is also equipped with means 210 forming a current source I 1 , for example with the aid of a transistor biased so that it has saturated operation, for example a PMOS transistor with a gate set to a potential Vref and a drain to a potential Vdd.
  • the current source 210 may be placed at the end of a conductor line 218 .
  • the current I 1 may be supplied to the respective gates of the current source transistors T 1 of the pixels of the matrix when these transistors are selected and they then supply an output signal and supply current.
  • switching transistors T′ 2 may be provided.
  • the switching transistors T′ 2 may be controlled by the selection signal phi_line of a horizontal line or row of pixels of the matrix.
  • the switching transistors T′ 2 may be equipped for example with a gate electrode connected to an addressing circuit output supplying the phi_line line selection signal, wherein a source electrode is connected to the output of the means 210 of generating the current I 1 , and a drain electrode connected to a line of gate 107 1 or 107 2 .
  • the device may be provided so that it comprises a switching transistor T′ 2 per horizontal line or row, that can connect the current source 210 to a gate conductor line 107 1 , 107 2 of this line or row of the matrix selected.
  • Each row of the matrix may also comprise an additional transistor T′ 1 mounted in diode, whose source electrode is connected to the conductor line 208 and whose gate electrodes and drain are connected to one another and to a gate biasing line among the gate biasing lines 107 1 , 107 2 .
  • the transistor T′ 1 of a horizontal row or line of the matrix is fitted so that it forms a current mirror set-up with each of the current generator transistors T 1 of this horizontal row or line of the matrix.
  • the current I 1 generated by the current generating means 210 passes through the switching transistor T′ 2 that is made conductive by the activation of the phi_line line selection signal. This current I 1 is evacuated by the conductor line 208 to the potential Vs.
  • the current mirrors of a line are respectively formed by a transistor T′ 1 mounted in, and a current source transistor T 1 .
  • the conductor line 208 may be identical or substantially identical to the source biasing lines 105 1 , 105 2 , especially in terms of linear resistance, and the current mirrors used so that the current I 1 is equal to the currents supplied by the pixels, wherein the source potential of the transistor T′ 1 mounted in diode is established at the same value as the respective source potentials of the current source transistors T 1 of this same line.
  • the current generating means 210 I 1 may be provided so that there is a relationship equal to K between the input current I 1 of the current mirror and the output current of the current mirror, supplied by the current source transistor T 1 of the pixels.
  • the gain of the current mirrors formed by the transistor T′ 1 and T 1 is preferably also provided equal to 1/K, whilst the conductor line 208 may also be provided so that it has a linear resistance K times smaller than that of the source biasing conductor lines 105 1 , 105 2 . This may permit a reduction of the impedance below which the gate voltages are supplied.
  • the dimensions W and L, channel width and channel length of the transistors may be adapted, so that the current I 1 is K times greater than the current issued from the current source transistors T 1 .
  • a conductor line is used at the edge of the matrix, that may be connected to the gate biasing lines, and in which a evolution in voltage is created that may be identical or proportional to that in the source biasing lines of the matrix.
  • the ohmic drop phenomena in the source lines are thus compensated and a constant difference is maintained in the different pixels, between the source potential and the gate potential of the current source transistor.

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Transforming Light Signals Into Electric Signals (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Solid State Image Pick-Up Elements (AREA)
US12/242,057 2007-10-01 2008-09-30 Pixel matrix with compensation of ohmic drops on the power supplies Expired - Fee Related US8859979B2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FR0757976 2007-10-01
FR0757976A FR2921788B1 (fr) 2007-10-01 2007-10-01 Dispositif microelectronique a matrice de pixels dote de moyens generateurs de compensation de chute ohmique sur des almentations

Publications (2)

Publication Number Publication Date
US20090085141A1 US20090085141A1 (en) 2009-04-02
US8859979B2 true US8859979B2 (en) 2014-10-14

Family

ID=39402541

Family Applications (1)

Application Number Title Priority Date Filing Date
US12/242,057 Expired - Fee Related US8859979B2 (en) 2007-10-01 2008-09-30 Pixel matrix with compensation of ohmic drops on the power supplies

Country Status (7)

Country Link
US (1) US8859979B2 (fr)
EP (1) EP2046021B1 (fr)
JP (1) JP5314027B2 (fr)
CN (1) CN101981916B (fr)
CA (1) CA2701148A1 (fr)
FR (1) FR2921788B1 (fr)
WO (1) WO2009043878A1 (fr)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10917595B2 (en) * 2018-02-27 2021-02-09 Shenzhen GOODIX Technology Co., Ltd. Image sensor and output compensation circuit of image sensor

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2921756B1 (fr) * 2007-09-27 2009-12-25 Commissariat Energie Atomique Matrice de pixels dotes de regulateurs de tension.
WO2011010253A1 (fr) 2009-07-21 2011-01-27 Koninklijke Philips Electronics N.V. Unité pour pomper de l'air contenant des particules et séparer les particules de l'air
FR2959013B1 (fr) * 2010-04-16 2012-05-11 Commissariat Energie Atomique Dispositif de detection de rayonnement electromagnetique a sensibilite reduite au bruit spacial
FR2965440B1 (fr) 2010-09-29 2013-08-23 Commissariat Energie Atomique Dispositif d'imagerie a chute ohmique nulle dans un bus de donnee
EP3595291B1 (fr) * 2018-07-11 2020-12-30 IMEC vzw Capteur d'image et procédé de lecture d'un signal de pixel

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4163161A (en) 1975-11-24 1979-07-31 Addmaster Corporation MOSFET circuitry with automatic voltage control
EP0952615A1 (fr) 1998-04-22 1999-10-27 STMicroelectronics S.r.l. Structure intégrée de cellule de mémoire et dispositif de polarisation correspondant
US20030146389A1 (en) 2000-02-02 2003-08-07 Falko Busse Sensor and method of operating the sensor
US20040178349A1 (en) 2001-07-30 2004-09-16 Toshio Kameshima Image pick-up apparatus and image pick-up system
US20070205802A1 (en) 2006-03-06 2007-09-06 Srinivas Perisetty Adjustable transistor body bias generation circuitry with latch-up prevention
US7570257B2 (en) * 2005-03-31 2009-08-04 Sanyo Electric Co., Ltd. Display device and method for driving display device
US7774152B2 (en) * 2005-01-06 2010-08-10 Canon Kabushiki Kaisha Method of manufacturing image display apparatus
US20100289779A1 (en) * 2006-03-09 2010-11-18 Cambridge Display Technology Limited Current drive display system

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2874662B2 (ja) * 1995-08-11 1999-03-24 日本電気株式会社 ボロメータ型赤外線検出装置
CN1140991C (zh) * 2001-02-05 2004-03-03 凌阳科技股份有限公司 将重置晶体管电压源与其他电路电压源分离的主动像素感测器
JP2007181106A (ja) * 2005-12-28 2007-07-12 Matsushita Electric Ind Co Ltd センサ及びその駆動方法

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4163161A (en) 1975-11-24 1979-07-31 Addmaster Corporation MOSFET circuitry with automatic voltage control
EP0952615A1 (fr) 1998-04-22 1999-10-27 STMicroelectronics S.r.l. Structure intégrée de cellule de mémoire et dispositif de polarisation correspondant
US20030146389A1 (en) 2000-02-02 2003-08-07 Falko Busse Sensor and method of operating the sensor
US20040178349A1 (en) 2001-07-30 2004-09-16 Toshio Kameshima Image pick-up apparatus and image pick-up system
US7774152B2 (en) * 2005-01-06 2010-08-10 Canon Kabushiki Kaisha Method of manufacturing image display apparatus
US7570257B2 (en) * 2005-03-31 2009-08-04 Sanyo Electric Co., Ltd. Display device and method for driving display device
US20070205802A1 (en) 2006-03-06 2007-09-06 Srinivas Perisetty Adjustable transistor body bias generation circuitry with latch-up prevention
US20100289779A1 (en) * 2006-03-09 2010-11-18 Cambridge Display Technology Limited Current drive display system

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
French Search Report.

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10917595B2 (en) * 2018-02-27 2021-02-09 Shenzhen GOODIX Technology Co., Ltd. Image sensor and output compensation circuit of image sensor

Also Published As

Publication number Publication date
FR2921788B1 (fr) 2015-01-02
WO2009043878A1 (fr) 2009-04-09
JP2010541359A (ja) 2010-12-24
EP2046021B1 (fr) 2014-07-16
CN101981916B (zh) 2013-03-27
FR2921788A1 (fr) 2009-04-03
US20090085141A1 (en) 2009-04-02
EP2046021A1 (fr) 2009-04-08
CN101981916A (zh) 2011-02-23
JP5314027B2 (ja) 2013-10-16
CA2701148A1 (fr) 2009-04-09

Similar Documents

Publication Publication Date Title
US10446083B2 (en) Pixel circuits for AMOLED displays
US8859979B2 (en) Pixel matrix with compensation of ohmic drops on the power supplies
EP0856989A2 (fr) Capteur pour la saisie de la distribution de grandeurs physiques et méthode pour sa commande
KR102393370B1 (ko) 유기 발광 표시 장치 및 그 구동 방법
CN102100561A (zh) 成像设备和射线成像系统
CN108447941B (zh) X光侦测器的像素电路及x光侦测器
CN103202011B (zh) 数据导线中的欧姆电压降为零的成像装置
US10630927B2 (en) Quantum dot sensor readout
JP5760406B2 (ja) 検出回路、センサーデバイス及び電子機器
CN111210771A (zh) 像素电路及其驱动方法、显示装置
US7238925B2 (en) Column current source
JP5264418B2 (ja) 熱型赤外線検出素子
US9184192B2 (en) Radiation detector and method having a source follower arrangement formed by a source follower input transistor and a bias current portion via a bias line select transistor
CA2700980C (fr) Matrice de pixels a regulateurs de tension
US5856666A (en) Multiplexer circuit
JP2016208498A (ja) 放射線撮像装置、放射線撮像システム及び放射線撮像装置の制御方法
US20230025939A1 (en) Solid-state imaging device and amplifier array
US20220173142A1 (en) Photoelectric conversion circuit, driving method, photoelectric detection substrate, and photoelectric detection device
Hibi et al. The cryogenic multi-channel readout system for submillimeter/terahertz cameras
KR20120116811A (ko) 증폭기

Legal Events

Date Code Title Description
AS Assignment

Owner name: COMMISSARIAT A L'ENERGIE ATOMIQUE, FRANCE

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:PEIZERAT, ARNAUD;ARQUES, MARC;MARTIN, JEAN-LUC;REEL/FRAME:021672/0101

Effective date: 20080922

STCF Information on status: patent grant

Free format text: PATENTED CASE

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551)

Year of fee payment: 4

FEPP Fee payment procedure

Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

LAPS Lapse for failure to pay maintenance fees

Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20221014