US8443320B2 - Extracting methods for circuit models - Google Patents

Extracting methods for circuit models Download PDF

Info

Publication number
US8443320B2
US8443320B2 US13/115,732 US201113115732A US8443320B2 US 8443320 B2 US8443320 B2 US 8443320B2 US 201113115732 A US201113115732 A US 201113115732A US 8443320 B2 US8443320 B2 US 8443320B2
Authority
US
United States
Prior art keywords
equivalent
width
computing device
sum
length ratios
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active, expires
Application number
US13/115,732
Other versions
US20110296365A1 (en
Inventor
Meng-Jung Lee
Yu-Lan Lo
Shu-Yi Kao
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Realtek Semiconductor Corp
Original Assignee
Realtek Semiconductor Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Realtek Semiconductor Corp filed Critical Realtek Semiconductor Corp
Assigned to REALTEK SEMICONDUCTOR CORP. reassignment REALTEK SEMICONDUCTOR CORP. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: KAO, SHU-YI, LEE, MENG-JUNG, LO, YU-LAN
Publication of US20110296365A1 publication Critical patent/US20110296365A1/en
Application granted granted Critical
Publication of US8443320B2 publication Critical patent/US8443320B2/en
Active legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/36—Circuit design at the analogue level
    • G06F30/367—Design verification, e.g. using simulation, simulation program with integrated circuit emphasis [SPICE], direct methods or relaxation methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/32—Circuit design at the digital level
    • G06F30/33—Design verification, e.g. functional simulation or model checking
    • G06F30/3323—Design verification, e.g. functional simulation or model checking using formal methods, e.g. equivalence checking or property checking

Definitions

  • the present invention relates to a circuit model extracting method, and more particularly, to a circuit model extracting method for representing output driving capability of an interface pin of an application circuit, and for representing an input capacitor of another interface pin of the application circuit.
  • the current processing ways for specifying the design information are divided into the following two types: (1) artificial trace: the devices, to which each pin is connected, are traced by manual operation for calculating the equivalent capacitance of the pin and tracing the equivalent driving capability of the output pin. However, this way involves much wasted time and manpower and has a high error probability of occurrence, for example, miss, error calculation, write error, etc.; and (2) simulation: the interface pin capacitance is obtained by dumping a DC simulation result to a pin capacitor of each of the pins under the single bias state. However, there is no way to ensure that the pin capacitor is at the worst case.
  • the driving capability of the output pin is obtained by performing the transient simulation. The fixed load is first coupled to the output pin, and then the transition time of the output pin is recorded.
  • the transition simulation is run for searching out the output transition time, and an indication is provided that the output driver is similar to the buffer if the output transition time is close to the transition time of the output pin.
  • the interface pin in the prior art can obtain the approximate driving capability by performing the mentioned ways, the simulation may require a great deal of time to get the result as the complexity of the IC design increases.
  • the designer needs to design one or more input patterns for obtaining the wanted result, resulting in much time consumption for preparing simulation environment.
  • the primary object of the present invention is to simplify the process of obtaining driving capability and the equivalent capacitance of the application circuit via a static way without simulation. Therefore, the error portability of occurrence by artificial trace and the manpower consumption are greatly lowered, and wherein the application circuit may be an integrated circuit (IC).
  • IC integrated circuit
  • one skilled in the art can provide an extracting method for a circuit model, configured to represent output driving capability of an application circuit, comprising: receiving a netlist describing a circuit structure of the application circuit, which comprises a plurality of transistors; selecting an interface pin of the application circuit in the netlist; selecting a bias pin of the application circuit in the netlist; selecting at least one path between the interface pin and the bias pin in the netlist; and obtaining sum of equivalent width/length ratios according to the width/length ratios of all first transistors coupled to the at least one path.
  • FIG. 1 illustrates one preferred embodiment of the present invention
  • FIG. 2 illustrates another preferred embodiment of the present invention
  • FIG. 3A further illustrates a local diagram of the embodiment of FIG. 1 ;
  • FIG. 3B illustrates an equivalent circuit of FIG. 3A ;
  • FIG. 4 illustrates another preferred embodiment of the present invention.
  • FIG. 5 illustrates another local diagram of a application circuit.
  • FIG. 1 illustrates one preferred embodiment of the present invention, which discloses an extracting method for a circuit model, configured to represent output drive capability of a application circuit and the method comprises the steps as follows:
  • S 105 obtaining sum of equivalent width/length ratios according to the width/length ratios of all first transistors coupled to the at least one path.
  • the method of FIG. 1 further comprises the step of:
  • S 106 (not shown in): selecting an equivalent transistor from a plurality of equivalent transistors in a standard cell library according the sum of equivalent width/length ratios.
  • the width/length ratio of the equivalent transistor is substantially equal to/smaller than the sum of equivalent width/length ratios.
  • the first transistor is a P-type transistor when the bias pin is defined as a power port.
  • the first transistor is a N-type transistor when the bias pin is defined as a ground port.
  • a computer-readable medium for storing a computer program is disclosed.
  • the computer program is loaded into a computer to enact the computer to execute the extracting method for the circuit model of the mentioned embodiment.
  • FIG. 2 illustrates another preferred embodiment of the present invention, which discloses an extracting method for a circuit model, configured to represent output drive capability of a application circuit and the method comprises the steps as follows:
  • S 204 obtaining a first sum of equivalent width/length ratios according to the width/length ratios of all first transistors coupled to the at least one first path, and obtaining a second sum of equivalent width/length ratios according to the width/length ratios of all second transistors coupled to the at least one second path.
  • the method of FIG. 2 further comprises the step of:
  • S 205 (not shown in): selecting an equivalent buffer from a plurality of equivalent buffers in a standard cell library according the first and second sum of equivalent width/length ratios.
  • the width/length ratios of all the first transistors in the output of the equivalent buffer are equal to/smaller than the first sum of equivalent width/length ratios.
  • the width/length ratios of all the second transistors in the output of the equivalent buffer are equal to/smaller than the second sum of equivalent width/length ratios.
  • a computer-readable medium for storing a computer program is disclosed.
  • the computer program is loaded into a computer to enact the computer to execute the extracting method for the circuit model of the mentioned embodiment.
  • FIG. 3A illustrates a local diagram of the application circuit, which comprises an output pin 301 a , a power port 302 a and a ground port 303 a .
  • a P-type transistor 304 a and a P-type 305 a are located between the power port 302 a and the output pin 301 a
  • a N-type transistor 306 a and two N-type transistors 307 a , 308 a with cascade structure are located between the ground pin 303 a and output pin 301 a .
  • the power port and ground port are respectively defined as the bias pin.
  • FIG. 3B illustrates an equivalent circuit of FIG. 3A .
  • the equivalent circuit comprises an output pin 301 b , a bias pin 302 b and a ground pin 303 b .
  • a P-type transistor 304 b is located between the bias pin 302 b and output pin 301 b and a N-type transistor 306 b is located between the ground pin 303 b and output pin 301 b.
  • the P-type transistor 304 b is equal to the P-type transistor 304 a connected to the P-type transistor 305 a in parallel.
  • the equivalent width of P-type transistor 304 b is equal to the sum of equivalent width of P-type transistor 304 a and 305 a and the equivalent length of the P-type transistor 304 b is the minimum length when the P-type transistors 304 a and 305 a both are minimum length.
  • the N-type transistor 306 b is equal to two N-type transistors 307 a and 307 b with cascade structure connected to the N-type transistor 306 a in parallel.
  • the minimum lengths of the transistors are calculated according to the width/length ratio of each of the transistors whether the transistors are connected in parallel or series. The duplicate description will therefore be omitted for purposes of brevity.
  • an equivalent transistor is selected from a plurality of equivalent transistors in a standard cell library for representing P-type transistor 304 b according to the equivalent width/length ratio of the P-type transistor 304 b , and wherein the equivalent width/length ratio of the equivalent P-type transistor is substantially equal to or smaller than the equivalent width/length ratio of P-type transistor 304 b .
  • an equivalent transistor is selected from a plurality of equivalent transistors in a standard cell library for representing N-type transistor 306 b according to the equivalent width/length ratio of the P-type transistor 306 b , and wherein the equivalent width/length ratio of the equivalent P-type transistor is substantially equal to or smaller than the equivalent width/length ratio of P-type transistor 306 b.
  • an equivalent buffer is select from a plurality of equivalent buffers in a standard cell library for representing the P-type transistors 304 b and N-type transistor 306 b according to the equivalent width/length ratios of the P-type transistor 304 b and the N-type transistor 306 b , and wherein the equivalent width/length ratio of the equivalent P-type transistor in the output port of the equivalent buffer is substantially equal to/smaller than the equivalent width/length ratio of P-type transistor 304 b and the equivalent width/length ratio of the equivalent N-type transistor in the output port of the equivalent buffer is substantially equal to/smaller than the equivalent width/length ratio of N-type transistor 306 b.
  • FIG. 4 illustrates another preferred embodiment of the present invention, which discloses an extracting method for a circuit model, configured to represent input capacitor of an application circuit and the method comprises the steps as follows:
  • the step S 404 of making an equivalent capacitance by multiplying the sum of products and a unit capacitance in FIG. 4 further comprises:
  • the unit capacitance is a conduction unit capacitance when the transistor is on.
  • the method of FIG. 4 further comprises:
  • a computer-readable medium for storing a computer program is disclosed.
  • the computer program is loaded into a computer to enact the computer to execute the extracting method for the circuit model of the mentioned embodiment.
  • FIG. 5 illustrates another local diagram of an application circuit, which discloses an input pin 501 , an equivalent loading capacitor 502 and the devices connected to the gate of the transistor in the application circuit, for example, a P-type transistor 503 and a N-type transistor 504 , and wherein the gates of the P-type transistor 503 and the N-type transistor 504 are connected to the input pin 501 .
  • the gate equivalent capacitors of the P-type transistor 503 and N-type transistor 504 are made by multiplying the product of the widths and lengths of gates of the P-type transistor 503 and N-type transistor 504 and the unit capacitance of the transistor device model provided by the foundry, as shown in the extracting method for the circuit model of FIG. 5 . Subsequently, an input equivalent capacitor is obtained as the sum of the gate equivalent capacitance of the P-type transistor 503 and the N-type transistor 504 and the equivalent capacitor of the equivalent loading capacitor 502 .
  • the unit capacitance is a conduction unit capacitance when the transistor is on, and it does not consider the bias-variation, the present invention may the gate equivalent capacitance.

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Evolutionary Computation (AREA)
  • Geometry (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)

Abstract

The present invention relates to an extracting method for a circuit model, configured to represent output driving capability and an input capacitor of an interface pin of an application circuit. The extracting method comprises: receiving a netlist describing a circuit structure of the application circuit, which comprises a plurality of transistors; selecting an interface pin of the application circuit in the netlist; selecting a bias pin of the application circuit in the netlist; selecting at least one path between the interface pin and the bias pin in the netlist; and obtaining sum of equivalent width/length ratios according to the width/length ratios of all first transistors coupled to the at least one path.

Description

CROSS-REFERENCE TO RELATED APPLICATION
This non-provisional application claims priority under 35 U.S.C. §119(a) on Patent Application No. 099116627 filed in Taiwan R.O.C. on May 25, 2010, the entire contents of which are hereby incorporated by reference.
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a circuit model extracting method, and more particularly, to a circuit model extracting method for representing output driving capability of an interface pin of an application circuit, and for representing an input capacitor of another interface pin of the application circuit.
2. Description of the Prior Arts
Generally speaking, in order to generate the liberty model of the circuit design hard block, two kinds of design information should be specified as follows: (1) the interface pin capacitance; and (2) the equivalent driving capability of the output pin.
The current processing ways for specifying the design information are divided into the following two types: (1) artificial trace: the devices, to which each pin is connected, are traced by manual operation for calculating the equivalent capacitance of the pin and tracing the equivalent driving capability of the output pin. However, this way involves much wasted time and manpower and has a high error probability of occurrence, for example, miss, error calculation, write error, etc.; and (2) simulation: the interface pin capacitance is obtained by dumping a DC simulation result to a pin capacitor of each of the pins under the single bias state. However, there is no way to ensure that the pin capacitor is at the worst case. The driving capability of the output pin is obtained by performing the transient simulation. The fixed load is first coupled to the output pin, and then the transition time of the output pin is recorded. After all buffers in a standard cell library are coupled to loads having the same value, the transition simulation is run for searching out the output transition time, and an indication is provided that the output driver is similar to the buffer if the output transition time is close to the transition time of the output pin. Although the interface pin in the prior art can obtain the approximate driving capability by performing the mentioned ways, the simulation may require a great deal of time to get the result as the complexity of the IC design increases. Furthermore, the designer needs to design one or more input patterns for obtaining the wanted result, resulting in much time consumption for preparing simulation environment.
Accordingly, in view of the above drawbacks, it is imperative that an apparatus and method are designed so as to solve the foregoing drawbacks.
SUMMARY OF THE INVENTION
In view of the disadvantages of the prior art, the primary object of the present invention is to simplify the process of obtaining driving capability and the equivalent capacitance of the application circuit via a static way without simulation. Therefore, the error portability of occurrence by artificial trace and the manpower consumption are greatly lowered, and wherein the application circuit may be an integrated circuit (IC).
According to one embodiment, one skilled in the art can provide an extracting method for a circuit model, configured to represent output driving capability of an application circuit, comprising: receiving a netlist describing a circuit structure of the application circuit, which comprises a plurality of transistors; selecting an interface pin of the application circuit in the netlist; selecting a bias pin of the application circuit in the netlist; selecting at least one path between the interface pin and the bias pin in the netlist; and obtaining sum of equivalent width/length ratios according to the width/length ratios of all first transistors coupled to the at least one path.
Further scope of applicability of the present application will become more apparent from the detailed description given hereinafter. However, it should be understood that the detailed description and specific examples, while indicating preferred embodiments of the invention, are given by way of illustration only, since various changes and modifications within the spirit and scope of the invention will become apparent to those skilled in the art from this detailed description.
BRIEF DESCRIPTION OF THE DRAWINGS
The present invention will become readily understood from the detailed description given herein below and the accompanying drawings which are given by way of illustration only, and thus are not limitative of the present invention and wherein:
FIG. 1 illustrates one preferred embodiment of the present invention;
FIG. 2 illustrates another preferred embodiment of the present invention;
FIG. 3A further illustrates a local diagram of the embodiment of FIG. 1;
FIG. 3B illustrates an equivalent circuit of FIG. 3A;
FIG. 4 illustrates another preferred embodiment of the present invention; and
FIG. 5 illustrates another local diagram of a application circuit.
 DESCRIPTION OF THE EXEMPLARY EMBODIMENTS
The following descriptions are of exemplary embodiments only, and are not intended to limit the scope, applicability, or configuration of the invention in any way. Rather, the following description provides a convenient illustration for implementing exemplary embodiments of the invention. Various changes to the described embodiments may be made in the function and arrangement of the devices described. Several exemplary embodiments cooperating with the detailed description are presented as follows.
FIG. 1 illustrates one preferred embodiment of the present invention, which discloses an extracting method for a circuit model, configured to represent output drive capability of a application circuit and the method comprises the steps as follows:
S101: receiving a netlist described a circuit structure of the application circuit, which comprises a plurality of transistors;
S102: selecting an interface pin of the application circuit in the netlist;
S103: selecting a bias pin of the application circuit in the netlist;
S104: selecting at least one path between the interface pin and the bias pin in the netlist; and
S105: obtaining sum of equivalent width/length ratios according to the width/length ratios of all first transistors coupled to the at least one path.
Preferably, the method of FIG. 1 further comprises the step of:
S106 (not shown in): selecting an equivalent transistor from a plurality of equivalent transistors in a standard cell library according the sum of equivalent width/length ratios.
Preferably, the width/length ratio of the equivalent transistor is substantially equal to/smaller than the sum of equivalent width/length ratios.
Preferably, the first transistor is a P-type transistor when the bias pin is defined as a power port.
Preferably, the first transistor is a N-type transistor when the bias pin is defined as a ground port.
According to another preferred embodiment of the present invention, a computer-readable medium for storing a computer program is disclosed. The computer program is loaded into a computer to enact the computer to execute the extracting method for the circuit model of the mentioned embodiment.
FIG. 2 illustrates another preferred embodiment of the present invention, which discloses an extracting method for a circuit model, configured to represent output drive capability of a application circuit and the method comprises the steps as follows:
S201: receiving a netlist describing a circuit structure of the application circuit which comprises a plurality of transistors;
S202: selecting an interface pin, a power port, and a ground port of the application circuit in the netlist;
S203: selecting at least one first path between the interface pin and the power port and at least one second path between the interface pin and the ground port in the netlist; and
S204: obtaining a first sum of equivalent width/length ratios according to the width/length ratios of all first transistors coupled to the at least one first path, and obtaining a second sum of equivalent width/length ratios according to the width/length ratios of all second transistors coupled to the at least one second path.
Preferably, the method of FIG. 2 further comprises the step of:
S205(not shown in): selecting an equivalent buffer from a plurality of equivalent buffers in a standard cell library according the first and second sum of equivalent width/length ratios.
Preferably, the width/length ratios of all the first transistors in the output of the equivalent buffer are equal to/smaller than the first sum of equivalent width/length ratios.
Preferably, the width/length ratios of all the second transistors in the output of the equivalent buffer are equal to/smaller than the second sum of equivalent width/length ratios.
According to another preferred embodiment of the present invention, a computer-readable medium for storing a computer program is disclosed. The computer program is loaded into a computer to enact the computer to execute the extracting method for the circuit model of the mentioned embodiment.
For further explaining the embodiments of FIGS. 1 and 2, please refer to FIG. 3. FIG. 3A illustrates a local diagram of the application circuit, which comprises an output pin 301 a, a power port 302 a and a ground port 303 a. Specifically, a P-type transistor 304 a and a P-type 305 a are located between the power port 302 a and the output pin 301 a, and a N-type transistor 306 a and two N- type transistors 307 a, 308 a with cascade structure are located between the ground pin 303 a and output pin 301 a. Hereby, the power port and ground port are respectively defined as the bias pin.
Subsequently, FIG. 3B illustrates an equivalent circuit of FIG. 3A. The equivalent circuit comprises an output pin 301 b, a bias pin 302 b and a ground pin 303 b. Specifically, a P-type transistor 304 b is located between the bias pin 302 b and output pin 301 b and a N-type transistor 306 b is located between the ground pin 303 b and output pin 301 b.
Meanwhile, as shown in FIG. 4, the P-type transistor 304 b is equal to the P-type transistor 304 a connected to the P-type transistor 305 a in parallel. The equivalent width of P-type transistor 304 b is equal to the sum of equivalent width of P- type transistor 304 a and 305 a and the equivalent length of the P-type transistor 304 b is the minimum length when the P- type transistors 304 a and 305 a both are minimum length.
The N-type transistor 306 b is equal to two N-type transistors 307 a and 307 b with cascade structure connected to the N-type transistor 306 a in parallel.
Specifically, one of ordinary skill in the art will appreciate that the minimum lengths of the transistors are calculated according to the width/length ratio of each of the transistors whether the transistors are connected in parallel or series. The duplicate description will therefore be omitted for purposes of brevity.
Accordingly, an equivalent transistor is selected from a plurality of equivalent transistors in a standard cell library for representing P-type transistor 304 b according to the equivalent width/length ratio of the P-type transistor 304 b, and wherein the equivalent width/length ratio of the equivalent P-type transistor is substantially equal to or smaller than the equivalent width/length ratio of P-type transistor 304 b. Similarly, an equivalent transistor is selected from a plurality of equivalent transistors in a standard cell library for representing N-type transistor 306 b according to the equivalent width/length ratio of the P-type transistor 306 b, and wherein the equivalent width/length ratio of the equivalent P-type transistor is substantially equal to or smaller than the equivalent width/length ratio of P-type transistor 306 b.
Furthermore, an equivalent buffer is select from a plurality of equivalent buffers in a standard cell library for representing the P-type transistors 304 b and N-type transistor 306 b according to the equivalent width/length ratios of the P-type transistor 304 b and the N-type transistor 306 b, and wherein the equivalent width/length ratio of the equivalent P-type transistor in the output port of the equivalent buffer is substantially equal to/smaller than the equivalent width/length ratio of P-type transistor 304 b and the equivalent width/length ratio of the equivalent N-type transistor in the output port of the equivalent buffer is substantially equal to/smaller than the equivalent width/length ratio of N-type transistor 306 b.
FIG. 4 illustrates another preferred embodiment of the present invention, which discloses an extracting method for a circuit model, configured to represent input capacitor of an application circuit and the method comprises the steps as follows:
S401: receiving a netlist describing a circuit structure of the application circuit which comprises a plurality of transistors;
S402: selecting an interface pin of the application circuit in the netlist;
S403: calculating the sum of product of equivalent length and width of a gate of a transistor connected to the interface pin; and
S404: making an equivalent capacitance by multiplying the sum of products and a unit capacitance.
Preferably, the step S404 of making an equivalent capacitance by multiplying the sum of products and a unit capacitance in FIG. 4 further comprises:
S405 (not shown in): obtaining the unit capacitance by using a device model of the application circuit.
Preferably, the unit capacitance is a conduction unit capacitance when the transistor is on.
Preferably, the method of FIG. 4 further comprises:
S406 (not shown in): adding up the equivalent capacitance and an interconnect capacitor of the interface pin for getting an equivalent loading capacitance.
According to another preferred embodiment of the present invention, a computer-readable medium for storing a computer program is disclosed. The computer program is loaded into a computer to enact the computer to execute the extracting method for the circuit model of the mentioned embodiment.
For further explaining the embodiment of FIG. 4, please refer to FIG. 5. FIG. 5 illustrates another local diagram of an application circuit, which discloses an input pin 501, an equivalent loading capacitor 502 and the devices connected to the gate of the transistor in the application circuit, for example, a P-type transistor 503 and a N-type transistor 504, and wherein the gates of the P-type transistor 503 and the N-type transistor 504 are connected to the input pin 501. Meanwhile, the gate equivalent capacitors of the P-type transistor 503 and N-type transistor 504 are made by multiplying the product of the widths and lengths of gates of the P-type transistor 503 and N-type transistor 504 and the unit capacitance of the transistor device model provided by the foundry, as shown in the extracting method for the circuit model of FIG. 5. Subsequently, an input equivalent capacitor is obtained as the sum of the gate equivalent capacitance of the P-type transistor 503 and the N-type transistor 504 and the equivalent capacitor of the equivalent loading capacitor 502. Meanwhile, the unit capacitance is a conduction unit capacitance when the transistor is on, and it does not consider the bias-variation, the present invention may the gate equivalent capacitance.
The invention being thus aforesaid, it will be obvious that the same may be varied in many ways. Such variations are not to be regarded as a departure from the spirit and scope of the invention, and all such modifications as would be obvious to one skilled in the art are intended to be included within the scope of the following claims.

Claims (14)

We claim:
1. An extracting method for a circuit model, adapted to represent output driving capability of an application circuit, comprising:
receiving, by a computing device, a netlist describing a circuit structure of the application circuit, which comprises a plurality of transistors;
selecting, by the computing device, an interface pin of the application circuit in the netlist;
selecting, by the computing device, a bias pin of the application circuit in the netlist;
selecting, by the computing device, at least one path between the interface pin and the bias pin in the netlist; and
obtaining, by the computing device, a sum of equivalent width/length ratios according to the width/length ratios of all first transistors coupled to the at least one path.
2. The method as recited in claim 1, further comprising: selecting, by the computing device, an equivalent transistor from a plurality of equivalent transistors in a standard cell library according the sum of equivalent width/length ratios.
3. The method as recited in claim 2, wherein the width/length ratio of the equivalent transistor is substantially equal to the sum of equivalent width/length ratios.
4. The method as recited in claim 2, wherein the width/length ratio of the equivalent transistor is smaller than the sum of equivalent width/length ratios.
5. The method as recited in claim 1, wherein the first transistor is a P-type transistor when the bias pin is defined as a power port.
6. The method recited in claim 1, wherein the first transistor is a N-type transistor when the bias pin is defined as a ground port.
7. An extracting method for a circuit model, adapted to represent output driving capability of an application circuit model, comprising:
receiving, by a computing device, a netlist describing a circuit structure of the application circuit, which comprises a plurality of transistors;
selecting, by the computing device, an interface pin, a power port, and a ground port of the application circuit in the netlist;
selecting, by the computing device, at least one first path between the interface pin and the power port and at least one second path between the interface pin and the ground port in the netlist; and
obtaining, by the computing device, a first sum of equivalent width/length ratios according to the width/length ratios of all first transistors coupled to the at least one first path, and
obtaining, by the computing device, a second sum of equivalent width/length ratios according to the width/length ratios of all second transistors coupled to the at least one second path.
8. The method recited in claim 7, further comprising: selecting, by the computing device, an equivalent buffer from a plurality of equivalent buffers in a standard cell library according the first and second sum of equivalent width/length ratios.
9. The method recited in claim 8, wherein the width/length ratios of all the first transistors in the output of the equivalent buffer are smaller than the first sum of equivalent width/length ratios.
10. The method recited in claim 1, wherein the width/length ratios of all the second transistors in the output of the equivalent buffer are smaller than the second sum of equivalent width/length ratios.
11. An extracting method for a circuit model, adapted to represent an input capacitor of an application circuit, comprising:
receiving, by a computing device, a netlist describing a circuit structure of the application circuit, which comprises a plurality of transistors;
selecting, by the computing device, an interface pin of the application circuit in the netlist;
calculating, by the computing device, the sum of product of equivalent length and width of a gate of a transistor connected to the interface pin; and
making, by the computing device, an equivalent capacitance by multiplying the sum of products and a unit capacitance.
12. The apparatus recited in claim 11, wherein the step of making an equivalent capacitance by multiplying the sum of products and a unit capacitance, further comprising: obtaining, by the computing device, the unit capacitance by using a device model of the application circuit.
13. The apparatus recited in claim 11, wherein the unit capacitance is a conduction unit capacitance when the transistor is on.
14. The method recited in claim 11, further comprising: adding, by the computing device, up the equivalent capacitance and an interconnect capacitor of the interface pin for getting a equivalent loading capacitance.
US13/115,732 2010-05-25 2011-05-25 Extracting methods for circuit models Active 2031-06-06 US8443320B2 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
TW099116627 2010-05-25
TW099116627A TWI403743B (en) 2010-05-25 2010-05-25 Extracting methods for circuit models
TW99116627A 2010-05-25

Publications (2)

Publication Number Publication Date
US20110296365A1 US20110296365A1 (en) 2011-12-01
US8443320B2 true US8443320B2 (en) 2013-05-14

Family

ID=45023217

Family Applications (1)

Application Number Title Priority Date Filing Date
US13/115,732 Active 2031-06-06 US8443320B2 (en) 2010-05-25 2011-05-25 Extracting methods for circuit models

Country Status (2)

Country Link
US (1) US8443320B2 (en)
TW (1) TWI403743B (en)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040145392A1 (en) * 2001-08-31 2004-07-29 Matsushita Electric Industrial Co., Ltd. Driver circuit
US7019565B2 (en) * 2003-11-04 2006-03-28 Broadcom Corporation Methods and systems for fully differential frequency doubling

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7089516B2 (en) * 2004-03-22 2006-08-08 Cadence Design Systems, Inc. Measurement of integrated circuit interconnect process parameters
JP2006329824A (en) * 2005-05-26 2006-12-07 Matsushita Electric Ind Co Ltd Circuit simulation method

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040145392A1 (en) * 2001-08-31 2004-07-29 Matsushita Electric Industrial Co., Ltd. Driver circuit
US7019565B2 (en) * 2003-11-04 2006-03-28 Broadcom Corporation Methods and systems for fully differential frequency doubling

Also Published As

Publication number Publication date
TW201142329A (en) 2011-12-01
US20110296365A1 (en) 2011-12-01
TWI403743B (en) 2013-08-01

Similar Documents

Publication Publication Date Title
US8832615B2 (en) Method for detecting and debugging design errors in low power IC design
US8656331B1 (en) Timing margins for on-chip variations from sensitivity data
US8196077B2 (en) Cell-library-for-statistical-timing-analysis creating apparatus and statistical-timing analyzing apparatus
US11763052B2 (en) Unified material-to-systems simulation, design, and verification for semiconductor design and manufacturing
US8713506B2 (en) System and method for employing signoff-quality timing analysis information concurrently in multiple scenarios to reduce dynamic power in an electronic circuit and an apparatus incorporating the same
US9177096B2 (en) Timing closure using transistor sizing in standard cells
US8935643B2 (en) Parameter matching hotspot detection
US10031995B2 (en) Detecting circuit design flaws based on timing analysis
US20140249782A1 (en) Dynamic power prediction with pin attribute data model
US20170045576A1 (en) Critical Path Architect
US8010930B2 (en) Extracting consistent compact model parameters for related devices
US9519747B1 (en) Dynamic and adaptive timing sensitivity during static timing analysis using look-up table
US7756653B2 (en) Storage medium storing thereon power consumption analysis program, and power consumption analysis method
US7467365B2 (en) Sanity checker for integrated circuits
US10176283B2 (en) Equivalence checking of analog models
US9727676B1 (en) Method and apparatus for efficient generation of compact waveform-based timing models
US8332800B2 (en) Method for identifying redundant signal paths for self-gating signals
US9996656B2 (en) Detecting dispensable inverter chains in a circuit design
US8443320B2 (en) Extracting methods for circuit models
US8904328B2 (en) Support apparatus and design support method
US8350620B2 (en) Integrated circuit power consumption calculating apparatus and processing method
US8904314B1 (en) RC extraction for multiple patterning layout design
US20150269304A1 (en) System and method for employing signoff-quality timing analysis information concurrently in multiple scenarios to reduce total power within a circuit design
US7073152B2 (en) System and method for determining a highest level signal name in a hierarchical VLSI design
US20080126061A1 (en) Analysis techniques to reduce simulations to characterize the effect of variations in transistor circuits

Legal Events

Date Code Title Description
AS Assignment

Owner name: REALTEK SEMICONDUCTOR CORP., TAIWAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LEE, MENG-JUNG;LO, YU-LAN;KAO, SHU-YI;REEL/FRAME:026338/0730

Effective date: 20110520

STCF Information on status: patent grant

Free format text: PATENTED CASE

FPAY Fee payment

Year of fee payment: 4

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 8