US7990227B2 - Phased-locked loop (PLL) synthesizer-synthesizer with improved voltage-controlled oscillator (VCO) pre-tuning - Google Patents
Phased-locked loop (PLL) synthesizer-synthesizer with improved voltage-controlled oscillator (VCO) pre-tuning Download PDFInfo
- Publication number
- US7990227B2 US7990227B2 US11/816,076 US81607606A US7990227B2 US 7990227 B2 US7990227 B2 US 7990227B2 US 81607606 A US81607606 A US 81607606A US 7990227 B2 US7990227 B2 US 7990227B2
- Authority
- US
- United States
- Prior art keywords
- voltage
- pll
- diode
- resistor
- connection
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active, expires
Links
- 230000015572 biosynthetic process Effects 0.000 claims abstract description 5
- 238000003786 synthesis reaction Methods 0.000 claims abstract 4
- 239000003990 capacitor Substances 0.000 claims description 31
- 230000010355 oscillation Effects 0.000 description 12
- 238000013461 design Methods 0.000 description 9
- 230000006870 function Effects 0.000 description 7
- 238000013459 approach Methods 0.000 description 5
- 238000005516 engineering process Methods 0.000 description 5
- 238000001914 filtration Methods 0.000 description 5
- 230000005540 biological transmission Effects 0.000 description 4
- 238000000034 method Methods 0.000 description 4
- 230000001419 dependent effect Effects 0.000 description 3
- 238000003199 nucleic acid amplification method Methods 0.000 description 3
- 230000003321 amplification Effects 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 238000005259 measurement Methods 0.000 description 2
- 239000010453 quartz Substances 0.000 description 2
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N silicon dioxide Inorganic materials O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 2
- 230000001629 suppression Effects 0.000 description 2
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 238000009795 derivation Methods 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 230000018109 developmental process Effects 0.000 description 1
- 230000009977 dual effect Effects 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000000926 separation method Methods 0.000 description 1
- 230000003595 spectral effect Effects 0.000 description 1
- 230000001052 transient effect Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/10—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range
- H03L7/104—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range using an additional signal from outside the loop for setting or controlling a parameter in the loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
- H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
- H03L7/183—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number
- H03L7/187—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number using means for coarse tuning the voltage controlled oscillator of the loop
- H03L7/189—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number using means for coarse tuning the voltage controlled oscillator of the loop comprising a D/A converter for generating a coarse tuning voltage
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L2207/00—Indexing scheme relating to automatic control of frequency or phase and to synchronisation
- H03L2207/06—Phase locked loops with a controlled oscillator having at least two frequency control terminals
Definitions
- the present invention relates to a PLL (phase-locked loop) synthesizer.
- PLL (phase-locked loop) synthesizers are used in many contexts. For example, they are used in mobile-telephone technology, measurement technology and high-frequency measurement technology. PLL synthesizers are based on a reference oscillator or quartz oscillator, of which the frequency provides the basis for a specified output signal. A phase detector compares the reference frequency specified by the oscillator with the desired signal frequency and issues corresponding voltage pulses. These are then further processed in an integrator or filter circuit and supplied to a voltage-controlled oscillator (VCO). This adapts the frequency of the output oscillation according to the input specification, which, in the phase comparator or detector, is then supplied to the phase detector again via a feedback loop.
- VCO voltage-controlled oscillator
- any required frequencies can be generated by means of appropriate division factors.
- access is made to a phase and/or frequency control, wherein a version of the required phase function scaled by the factor n is compared with the oscillation of the oscillator.
- the goal of the control-loop design is to provide rapid frequency-change rates, low signal noise, low component costs and short transient times.
- further filter levels are avoided, and only passive circuit elements are used.
- Further filter levels for noise suppression have the additional disadvantage of having a direct influence on the loop dynamics, and, in the design of PLL synthesizers, they are also contrary to the optimisation of the loop dynamics and noise suppression.
- a frequency-selection voltage is introduced as passively as possible and ideally directly in the VCO. This allows the above-named filter levels to be avoided, and a common treatment of the main noise-influencing factors and control dynamics is possible with only one filter.
- a voltage u SET for rough frequency selection can be connected to a connection, and a control voltage u PLL can be connected to a second input.
- the voltage u SET for rough frequency selection can be previously filtered in this context.
- a control voltage u PLL which is generated as previously by a phase detector by comparison of the input voltage and the frequency-divided output voltage, and of which the spectral properties are only determined through one filter, can be supplied to a second input.
- the associated VCO therefore has two inputs. Instead of adding the voltages u SET and u PLL to an active circuit and then filtering them again, the voltage for rough frequency selection is specified passively with this VCO realization directly in the VCO.
- the filter design required the provision of two filters.
- the design is limited to one filter. There is therefore a complete absence of active components.
- the filter design is conceived in order to reduce the noise input of the reference oscillator and the phase detector and at the same time to provide an appropriate control dynamic.
- a noise-laden voltage for rough frequency selection u SET can be filtered in an extreme manner without influencing the loop dynamics as a result.
- the required voltage u SET is normally stored in a frequency-dependent manner in an electronic memory and is made available by a digital-analog converter.
- the switch is normally controlled in a digital manner, wherein the switching times are adapted to the desired loop bandwidth.
- the voltage u SET specified in this manner is noise-laden and must be filtered.
- An R-C low-pass filter circuit pre-chargeable via a switch is used as the preferred circuit.
- the time constant can be bridged, and the filter can be used immediately for filtering the voltage u SET .
- the voltage is therefore immediately supplied in the full amplitude thereby providing an optimum switching voltage.
- a charging capacitor connected in parallel in a switchable manner to the capacitor of the R-C low-pass filter, which additionally smoothes the output voltage can also be used.
- a second capacitor can be provided in parallel, in a switchable manner, with a time offset, so that the charging current does not exceed a maximum amplitude.
- FIG. 1 shows a schematic block-circuit diagram of a PLL synthesizer, according to an exemplary embodiment
- FIG. 2 shows the schematic operation of a phase detector, according to an exemplary embodiment
- FIG. 3 shows a block circuit diagram of a conventional PLL synthesizer with pre-tuning and selectable bandwidths conventional approach
- FIG. 4 shows an exemplary embodiment of a PLL synthesizer, according to an exemplary embodiment
- FIG. 5 shows an exemplary embodiment of a VCO circuit, according to an exemplary embodiment.
- phase-locked loop (referred to below as PLL) is based on a comparison of a reference signal with an actual signal or output signal.
- the reference signal is generated with a high-precision quartz oscillator.
- PD phase detectors
- phase comparators are used for the comparison of the signals.
- the signal frequency at its output is obtained from the voltage at the filter output u e [V] and from the gradient of the VCO characteristic K o [Hz/V].
- the VCO therefore has a low-pass filter character.
- a Laplace correspondence is indicated by , and corresponding values in the time or respectively frequency domain are indicated by lower case or respectively upper case symbols for the corresponding characters in the formula, for example u e (t) U e (s).
- the parameter s represents the frequency variable corresponding to the time variable t or respectively the dual frequency variable with unit [s ⁇ 1 ]. Accordingly, the following equation is obtained for the transmission function B(s) of the closed control circuit:
- a PD is based on the principle of converting input signals (generally sinusoidal oscillations) into rectangular signals by thresholding. A phase delay is then presented as a time delay of the edges of the rectangle. The difference between these mutually-displaced rectangular input signals gives a rectangular difference signal, which specifies the control voltage u PLL as an adjustment value when converted into charge in the form of a pulse.
- the low-pass filter behavior for the VCO obtained in equation (2) integrates the voltage or charge pulses and gives the controlled phase ⁇ o of the output signal with the amplification factor K o . Within the VCO, the integration can be regarded as a derivation of a staircase function from the voltage pulses.
- FIG. 1 additionally visualizes the difference formation of the input signals in the PD.
- a VCO includes an L-C oscillation circuit, in which, for example, in the given invention, capacitors are controlled in a voltage-based, adjustable manner. These controllable capacitors can be realised with variable-capacitance diodes or varactor diodes. Accordingly, the following applies for the known formula for the resonance frequency f R of the oscillation circuit:
- the VCO behavior can be modelled in a linear manner.
- a first switchable filter C is provided at the output of the phase detector (PD) B. In the drawing, three possibilities are shown for the filter for broadband selection.
- a voltage for the rough frequency selection u SET is added to the control voltage u PLL .
- the overall voltage is then filtered with a second filter E and supplied to the voltage-controlled oscillator F.
- the output oscillation or respectively the output signal is then fed back via a divider G to the phase detector B.
- the output signal can be picked up at the output H.
- the control voltage u PLL is connected at the output of the first filter C. At that position, an offset or switching voltage u SET is added to the control voltage u PLL , so that a voltage u PLL +u SET is obtained at the amplifier AMP. This resulting voltage is then amplified and filtered by means of a switchable filter E, in order to reduce the noise, which is superimposed over the voltage u PLL +u SET .
- the source of the noise is both from the voltage u SET and also in the amplifier AMP, which acts as an adding unit.
- the transmission function of the phase detector PD is assumed to be two-dimensional and time-variant within the model.
- the transmission behavior of the PD can be modelled as linear at a certain point and for a certain duration, because, as can be seen in FIG. 2 , the object can ultimately be understood as a modification of two sinusoidal input voltages by appropriate thresholding, which can be presented as a linear operation by multiplication with an appropriate function, in order to obtain by subtraction an appropriate output voltage, which communicates appropriate pulses to the integrator circuit F 1 (s), which converts the voltage pulses into mutually-displaced jump functions.
- the voltage u SET for rough frequency selection and the control voltage u PLL are supplied directly to the VCO because of the advantages in circuit and control-technology.
- the object of the voltage u SET is the rough frequency selection, that is to say, the rough pre-tuning to a required target frequency
- the object of control voltage u PLL is to balance the remaining phase and/or frequency differences.
- the PLL synthesizer according to the invention includes, as in the case of the conventional approach, a phase detector 2 , a first filter 3 and a controlled oscillator (VCO) 4 , wherein a control voltage u PLL is supplied to a first input, and a second voltage u SET for frequency selection is supplied to a second input of the oscillator 4 .
- the filtering of the voltage u SET for rough frequency selection takes place by means of a filter 6 , which is realized by an R-C low-pass filter, consisting of a resistor 6 1 and a capacitor 6 2 .
- a switching element 6 3 which bridges the resistor 6 1 , allows a rapid pre-charging of the capacitor 6 2 .
- the capacitor 6 2 can advantageously be adjustable or can consist of two individual capacitors, wherein one of these individual capacitors can be added to the system by switching.
- the voltage u SET for rough frequency selection is not supplied within the control circuit, but is supplied to the controlled oscillator (VCO) 4 at a second input. Accordingly, a second filter is not required, because the voltage u SET for rough frequency selection, which originates from a digital/analog converter (not shown) and is filtered outside the control circuit with the low-pass filter 6 , is supplied directly to the oscillator (VCO) 4 at its second input.
- the inherent time constant of the filter 6 can be bridged by using the switching element 6 3 and therefore allows faster frequency-change rates by comparison with the conventional approach.
- FIG. 5 shows an exemplary embodiment of the resonator of a voltage-controlled oscillator.
- FIG. 5 shows only a part of a VCO, namely the resonator.
- a complete VCO is provided only if an active component (transistor) is added.
- the oscillator 4 includes two adjustable capacitors 4 2 and 4 4 , preferably diodes, especially varactor and/or variable-capacitance diodes, which form an oscillation circuit with a fixed inductance 4 6 ; an output capacitor 4 7 , which forms a short-circuit for high-frequency voltages and currents and blocks any constant and/or low-frequency current and/or voltage components; and a capacitor 4 5 , which forms a short-circuit to earth for high-frequency signals.
- a first resistor 4 1 is connected by a second connection to a first connection of a first adjustable capacitor, especially a variable-capacitance diode and/or varactor diode 4 2
- a second resistor 4 3 is connected by a first connection to a second adjustable capacitor, in particular a variable-capacitance diode and/or varactor diode 4 4
- the second diode 4 4 in this context is connected by a second connection to a second connection of the resistor 4 1 and to a first connection of the first diode 4 2 .
- the second resistor 4 3 is connected via the capacitor 4 5 to earth.
- a first connection of the inductance 4 6 is connected to a second connection of the second resistor 4 3 , to a first connection of the capacitor 4 5 , to a first connection of the second diode 4 4 and to a second connection of the first diode 4 2 .
- the inductance forms a parallel circuit with the diodes 4 2 and 4 4 .
- the throughput direction of the second diode 4 4 extends in this context from a second connection of the first resistor 4 1 to a second connection of the second resistor 4 3 .
- the throughput direction of the first diode 4 2 extends from a second connection of the resistor 4 1 to a second connection of the inductance 4 6 .
- the inductance 4 6 and the first diode 4 2 are connected in each case to a second connection at the point 4 8 via a capacitor 4 7 to the output 4 9 of the resonator.
- a first connection of the inductance 4 6 which is connected to a second connection of a second resistor 4 3 and to a first connection of the second diode 4 4 , can also be connected directly to earth.
- the main elements of the oscillation circuit are formed from the voltage-controlled diodes 4 2 and 4 4 and the inductance 4 6 , wherein the voltages u PLL and respectively u SET are coupled via a first connection of the resistors 4 1 and respectively 4 3 .
- the capacitor 4 5 in this context forms a direct-voltage separation to earth and a through connection for high-frequency oscillations.
- the output capacitor 4 7 additionally decouples direct voltage and low-frequency oscillation or signal components towards the output 4 9 from the output voltage u A .
- the voltages u PLL and u SET adjust the variable-capacitance diodes 4 2 and 4 4 to an operating point dependent upon specifications from the phase detector and the frequency selection.
- a direct earth can also be provided, instead of the capacitor 4 5 .
- the total capacitance [C ges ] of the varactor diodes 4 2 and 4 4 in this context can be calculated after pre-tuning of the voltage using the following formula:
- C v 1 ( ⁇ u 1 ) represents a characteristic of the first diode 4 2
- C v 2 ( ⁇ u 2 ) represents a characteristic of the second diode 4 4
- the voltages u SET , u PLL and u A ′ in this context are voltages for rough frequency selection (u SET ) and for fine tuning (u PLL ) and/or balancing of the operating point and a voltage (u A ′) at the point 4 8 of the VCO circuit.
- the filter 3 is designed as a stepped low-pass filter. A low-pass-filter behavior is achieved in cooperation with the properties of the remaining loop elements. Appropriate component values for an R-C circuit can be determined using an automated design method.
- the control voltage u PLL may have a variance range, for example, of ⁇ 1.5 V, as a result of which, the form of the output oscillation changes to a minimal extent in accordance with the component characteristics.
- the present realization uses voltage-controlled oscillator circuits and varactor diodes.
- other known alternative oscillator circuits and frequency-determining elements can also be used.
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Developing Agents For Electrophotography (AREA)
- Transition And Organic Metals Composition Catalysts For Addition Polymerization (AREA)
Abstract
Description
u d =K θ(θi−θo) in [V] (1)
wherein θi and θo represent the phases of the reference-oscillator oscillation or the output signal. Kθ in this context is the proportionality factor of the phase detector and has the unit [V/rad] for phase detectors with voltage output or respectively [A/rad] for phase detectors with current output. The VCO is also assumed to be linear. The signal frequency at its output is obtained from the voltage at the filter output ue [V] and from the gradient of the VCO characteristic Ko [Hz/V]. The output frequency Δω [rad/s] of the VCO can be specified as:
Δω=K o u e(t)={dot over (θ)}(t) K o U e(s)=s·Θ o(s) (2)
wherein F(s) is the transmission function of a possible low-pass filter. In the simplest configuration, no low-pass filter is used, and B(s) is simplified to give:
which represents a low-pass filter characteristic with
wherein C(.) is the characteristic of the voltage-controlled capacitor and us is the voltage for controlling the operating point. Accordingly, the following equation is initially obtained for the output frequency of the VCO:
wherein Δu1=uPLL−uA′ represents the voltage drop across the
Claims (10)
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE102005006345 | 2005-02-11 | ||
DE102005006345.4 | 2005-02-11 | ||
DE102005006345A DE102005006345A1 (en) | 2005-02-11 | 2005-02-11 | PLL synthesizer with improved VCO pre-tuning |
PCT/EP2006/000922 WO2006084627A1 (en) | 2005-02-11 | 2006-02-02 | Pll synthesiser provided with an improved vco pre-setting |
Publications (2)
Publication Number | Publication Date |
---|---|
US20090039967A1 US20090039967A1 (en) | 2009-02-12 |
US7990227B2 true US7990227B2 (en) | 2011-08-02 |
Family
ID=36215517
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/816,076 Active 2027-10-11 US7990227B2 (en) | 2005-02-11 | 2006-02-02 | Phased-locked loop (PLL) synthesizer-synthesizer with improved voltage-controlled oscillator (VCO) pre-tuning |
Country Status (7)
Country | Link |
---|---|
US (1) | US7990227B2 (en) |
EP (1) | EP1847020B1 (en) |
JP (1) | JP4551930B2 (en) |
AT (1) | ATE409366T1 (en) |
DE (2) | DE102005006345A1 (en) |
PT (1) | PT1847020E (en) |
WO (1) | WO2006084627A1 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100321137A1 (en) * | 2009-06-23 | 2010-12-23 | Qualcomm Incorporated | Programmable varactor and methods of operation thereof |
US20140009237A1 (en) * | 2012-07-03 | 2014-01-09 | Ralph Oppelt | Frequency Modulator and Magnetic Resonance Tomography System with a Frequency Modulator |
US8830007B1 (en) * | 2012-03-19 | 2014-09-09 | Scientific Components Corporation | Ultra-low noise VCO |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4952356B2 (en) * | 2007-04-23 | 2012-06-13 | セイコーエプソン株式会社 | Liquid detection device, liquid ejection device, and liquid detection method |
DE102012100427A1 (en) * | 2012-01-19 | 2013-07-25 | Hella Kgaa Hueck & Co. | Device with a voltage-controlled oscillator and a circuit arrangement for driving the oscillator |
CN103580686B (en) * | 2013-10-29 | 2016-07-06 | 中国电子科技集团公司第四十一研究所 | Agitator presetting circuit and method for high-performance broadband frequency synthesizer |
Citations (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4074209A (en) | 1976-12-13 | 1978-02-14 | Rca Corporation | Wide range frequency modulation of narrow loop bandwidth phase-locked oscillators |
US4205272A (en) | 1977-04-13 | 1980-05-27 | Trio Kabushiki Kaisha | Phase-locked loop circuit for use in synthesizer tuner and synthesizer tuner incorporating same |
US5461344A (en) | 1992-11-10 | 1995-10-24 | Mitsubishi Denki Kabushiki Kaisha | Phase lock loop frequency synthesizer |
EP1182780A2 (en) | 2000-08-24 | 2002-02-27 | Tektronix, Inc. | Phase locked loop having a reduced lock time |
US6552617B1 (en) | 2000-11-06 | 2003-04-22 | Skyworks Solutions, Inc. | Dual-tune input integrated VCO on a chip |
DE10160627A1 (en) | 2001-12-11 | 2003-06-18 | Rohde & Schwarz | Frequency synthesizer with pre-tuning facility |
US6784728B2 (en) * | 2002-07-31 | 2004-08-31 | Northrop Grumman Corporation | Low noise switched low pass filter with benign transients |
US7019598B2 (en) * | 1998-11-12 | 2006-03-28 | Broadcom Corporation | Integrated VCO having an improved tuning range over process and temperature variations |
US7154348B2 (en) * | 2003-10-18 | 2006-12-26 | Samsung Electronics Co., Ltd. | Frequency synthesizer using a wide-band voltage controlled oscillator and a fast adaptive frequency calibration method |
US7199673B2 (en) * | 2005-03-17 | 2007-04-03 | Qualcomm Incorporated | Precharge circuit |
US7321271B2 (en) * | 2002-10-03 | 2008-01-22 | Matsushita Electric Industrial Co., Ltd. | Voltage-controlled oscillator, radio communication apparatus and voltage-controlled oscillation method for reducing degradation of phase noise characteristic |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5392456A (en) * | 1989-10-06 | 1995-02-21 | Hitachi, Ltd. | Method of controlling filter time constant and filter circuit having the time constant control function based on the method |
JP2001339300A (en) * | 2000-05-26 | 2001-12-07 | Matsushita Electric Ind Co Ltd | Pll frequency synthesizer |
-
2005
- 2005-02-11 DE DE102005006345A patent/DE102005006345A1/en not_active Withdrawn
-
2006
- 2006-02-02 AT AT06706592T patent/ATE409366T1/en active
- 2006-02-02 PT PT06706592T patent/PT1847020E/en unknown
- 2006-02-02 US US11/816,076 patent/US7990227B2/en active Active
- 2006-02-02 DE DE502006001636T patent/DE502006001636D1/en active Active
- 2006-02-02 WO PCT/EP2006/000922 patent/WO2006084627A1/en active IP Right Grant
- 2006-02-02 EP EP06706592A patent/EP1847020B1/en active Active
- 2006-02-02 JP JP2007554480A patent/JP4551930B2/en not_active Expired - Fee Related
Patent Citations (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4074209A (en) | 1976-12-13 | 1978-02-14 | Rca Corporation | Wide range frequency modulation of narrow loop bandwidth phase-locked oscillators |
US4205272A (en) | 1977-04-13 | 1980-05-27 | Trio Kabushiki Kaisha | Phase-locked loop circuit for use in synthesizer tuner and synthesizer tuner incorporating same |
US5461344A (en) | 1992-11-10 | 1995-10-24 | Mitsubishi Denki Kabushiki Kaisha | Phase lock loop frequency synthesizer |
US7019598B2 (en) * | 1998-11-12 | 2006-03-28 | Broadcom Corporation | Integrated VCO having an improved tuning range over process and temperature variations |
EP1182780A2 (en) | 2000-08-24 | 2002-02-27 | Tektronix, Inc. | Phase locked loop having a reduced lock time |
US6552617B1 (en) | 2000-11-06 | 2003-04-22 | Skyworks Solutions, Inc. | Dual-tune input integrated VCO on a chip |
DE10160627A1 (en) | 2001-12-11 | 2003-06-18 | Rohde & Schwarz | Frequency synthesizer with pre-tuning facility |
US6784728B2 (en) * | 2002-07-31 | 2004-08-31 | Northrop Grumman Corporation | Low noise switched low pass filter with benign transients |
US7321271B2 (en) * | 2002-10-03 | 2008-01-22 | Matsushita Electric Industrial Co., Ltd. | Voltage-controlled oscillator, radio communication apparatus and voltage-controlled oscillation method for reducing degradation of phase noise characteristic |
US7154348B2 (en) * | 2003-10-18 | 2006-12-26 | Samsung Electronics Co., Ltd. | Frequency synthesizer using a wide-band voltage controlled oscillator and a fast adaptive frequency calibration method |
US7199673B2 (en) * | 2005-03-17 | 2007-04-03 | Qualcomm Incorporated | Precharge circuit |
Non-Patent Citations (2)
Title |
---|
PCT/EP2006/000922, International Prepliminary Report on Patentability, Sep. 11, 2007. |
PCT/EP2006/000922, International Search Report, May 15, 2006. |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100321137A1 (en) * | 2009-06-23 | 2010-12-23 | Qualcomm Incorporated | Programmable varactor and methods of operation thereof |
US8749316B2 (en) * | 2009-06-23 | 2014-06-10 | Qualcomm Incorporated | Programmable varactor and methods of operation thereof |
US8830007B1 (en) * | 2012-03-19 | 2014-09-09 | Scientific Components Corporation | Ultra-low noise VCO |
US20140009237A1 (en) * | 2012-07-03 | 2014-01-09 | Ralph Oppelt | Frequency Modulator and Magnetic Resonance Tomography System with a Frequency Modulator |
US9780727B2 (en) * | 2012-07-03 | 2017-10-03 | Siemens Aktiengesellschaft | Frequency modulator and magnetic resonance tomography system with a frequency modulator |
Also Published As
Publication number | Publication date |
---|---|
EP1847020A1 (en) | 2007-10-24 |
JP2008530871A (en) | 2008-08-07 |
ATE409366T1 (en) | 2008-10-15 |
EP1847020B1 (en) | 2008-09-24 |
US20090039967A1 (en) | 2009-02-12 |
DE502006001636D1 (en) | 2008-11-06 |
WO2006084627A1 (en) | 2006-08-17 |
JP4551930B2 (en) | 2010-09-29 |
PT1847020E (en) | 2008-10-28 |
DE102005006345A1 (en) | 2006-08-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP1976126B1 (en) | Vco driving circuit and frequency synthesizer | |
US7890070B2 (en) | Filter circuit arrangement | |
EP0044154B1 (en) | Phase-locked loop frequency synthesizer including compensated phase and frequency modulation | |
US7990227B2 (en) | Phased-locked loop (PLL) synthesizer-synthesizer with improved voltage-controlled oscillator (VCO) pre-tuning | |
US20100134191A1 (en) | Frequency-Locked Clock Generator | |
US4952889A (en) | Loop filter modulated synthesizer | |
EP1897221B1 (en) | Phase-locked loop systems using adaptive low-pass filters in switched bandwidth feedback loops | |
JP2000315948A (en) | Pll frequency synthesizer | |
US20030052744A1 (en) | Modulator | |
US7023249B1 (en) | Phase locked loop with low phase noise and fast tune time | |
JPH10154934A (en) | Highly stabilized pll frequency synthesizer circuit | |
US5568096A (en) | Apparatus and method for using negative FM feedback in high quality oscillator devices | |
US7010285B2 (en) | Phase locking loop frequency synthesizer | |
US7271672B2 (en) | Voltage controlled LC tank oscillator | |
US5621349A (en) | Device for controlling an output level of an FM detecting circuit using phase locked loop | |
JP3985191B2 (en) | Phase locked loop circuit | |
JPH06120731A (en) | Microwave oscillator | |
US20030006854A1 (en) | Circuits for use in radio communications | |
EP1792400B1 (en) | Compensated high-speed pll circuit | |
JP3216610B2 (en) | Programmable crystal oscillator | |
JP2001186019A (en) | System for limiting change in if in phase locked loop | |
KR100738334B1 (en) | Loop Filter adjusting bandwidth and Phase Locked Loop frequency synthesizer using it | |
JPH02502960A (en) | frequency synthesizer | |
KR0126835B1 (en) | Phase lock loop frequency synthesized circuit | |
JP2001053607A (en) | Frequency synthesizer and device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: ROHDE & SCHWARZ GMBH & CO. KG, GERMANY Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SCHECHINGER, ALOIS;REEL/FRAME:021564/0928 Effective date: 20070903 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 12 |