US7979481B2 - Random number generating circuit - Google Patents

Random number generating circuit Download PDF

Info

Publication number
US7979481B2
US7979481B2 US11/842,544 US84254407A US7979481B2 US 7979481 B2 US7979481 B2 US 7979481B2 US 84254407 A US84254407 A US 84254407A US 7979481 B2 US7979481 B2 US 7979481B2
Authority
US
United States
Prior art keywords
mos transistor
channel mos
random number
drain
reference voltage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related, expires
Application number
US11/842,544
Other versions
US20080309401A1 (en
Inventor
Yutaka Sato
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Ablic Inc
Original Assignee
Seiko Instruments Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Seiko Instruments Inc filed Critical Seiko Instruments Inc
Assigned to SEIKO INSTRUMENTS INC. reassignment SEIKO INSTRUMENTS INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: SATO, YUTAKA
Publication of US20080309401A1 publication Critical patent/US20080309401A1/en
Application granted granted Critical
Publication of US7979481B2 publication Critical patent/US7979481B2/en
Assigned to SII SEMICONDUCTOR CORPORATION . reassignment SII SEMICONDUCTOR CORPORATION . ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: SEIKO INSTRUMENTS INC
Assigned to SII SEMICONDUCTOR CORPORATION reassignment SII SEMICONDUCTOR CORPORATION CORRECTIVE ASSIGNMENT TO CORRECT THE EXECUTION DATE PREVIOUSLY RECORDED AT REEL: 037783 FRAME: 0166. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Assignors: SEIKO INSTRUMENTS INC
Assigned to ABLIC INC. reassignment ABLIC INC. CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). Assignors: SII SEMICONDUCTOR CORPORATION
Expired - Fee Related legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/58—Random or pseudo-random number generators
    • G06F7/588—Random number generators, i.e. based on natural stochastic processes
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/84—Generating pulses having a predetermined statistical distribution of a parameter, e.g. random pulse generators
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols
    • H04L9/08—Key distribution or management, e.g. generation, sharing or updating, of cryptographic keys or passwords
    • H04L9/0861—Generation of secret information including derivation or calculation of cryptographic keys or passwords
    • H04L9/0866—Generation of secret information including derivation or calculation of cryptographic keys or passwords involving user or device identifiers, e.g. serial number, physical or biometrical information, DNA, hand-signature or measurable physical characteristics

Definitions

  • the present invention relates to a random number generating circuit for generating a physical random number, and, for example, to a random number generating circuit suitable to generate a random number used to produce a code key required for security functions of an IC card, a stored-program one-chip microcomputer, and the like.
  • a random number generating circuit used to secure an ID, a code key, or the like requires high randomness.
  • a random number is broadly divided into a physical random number generated based on a random phenomenon which occurs in nature and a pseudo random number which is artificially generated.
  • the pseudo random number is a random number artificially generated by a logic circuit or software.
  • the pseudo random number is typically generated by, for example, a built-in random number circuit of a personal computer.
  • the physical random number is normally assumed to be a cryptographically safe random number because of high randomness.
  • Examples of the physical random number include an electrical thermal noise of a resistor and a shot noise of a PN junction of a semiconductor.
  • a technique of sampling a thermal noise generated by a thermal noise element, storing the sampled thermal noise as a charge in a capacitor unit, amplifying a voltage corresponding to the charge stored in the capacitor unit, and converting the amplified voltage into a digital signal by A/D conversion to generate a random number is employed for the random number generating circuit using the physical random number (see, for example, JP 2001-175458 A).
  • the above-mentioned physical random number is generated based on a thermal noise or the like from a noise source.
  • a noise level is slight (several tens ⁇ V to several hundreds ⁇ V), so a high voltage is required to extract the thermal noise as an effective random number.
  • the conventional random number generating circuit includes a large number of elements for realizing a specific structure of a noise amplifier serving as a unit for extracting a random noise component. Therefore, there arise problems in that an area of the LSI chip increases and a manufacturing cost increases.
  • An object of the present invention is to provide a random number generating circuit having a simple circuit structure, for producing a noise of a random phenomenon which is a source of a physical random number and detecting the noise to generate a random number.
  • a random number generating circuit including: a reference voltage section including: a first P-channel MOS transistor having a source which is connected with a power supply, and a gate and a drain which are connected with each other; and a first N-channel MOS transistor having a source which is grounded, and a gate and a drain which are connected with each other, the drain being connected with the drain of the first P-channel MOS transistor; an inverting amplifier section including: a second P-channel MOS transistor having a source which is connected with the power supply; and a second N-channel MOS transistor having a source which is grounded, a gate which is connected with a gate of the second P-channel MOS transistor, and a drain which is connected with the drain of the second P-channel MOS transistor; and a semiconductor switch having a first terminal which is connected with the drain of the first P-channel MOS transistor and a second terminal which is connected with the gate of the second P-channel MOS transistor
  • the reference voltage section has a reference voltage equal to a logic threshold voltage of the inverting amplifier section.
  • the first P-channel MOS transistor and the second P-channel MOS transistor have transistor sizes equal to each other, and the first N-channel MOS transistor and the second N-channel MOS transistor have transistor sizes equal to each other.
  • the semiconductor switch includes a transfer gate including a MOS transistor.
  • the random number generating circuit has the structure for amplifying a very small noise produced from the reference voltage section by the inverting amplifier circuit. Therefore, a physical random number can be easily generated by a simple circuit, so the number of elements composing the random number generating circuit can be reduced to a value smaller than that of a related art. Thus, a chip size of an LSI having a random number generating function is reduced, with the result that a manufacturing cost can be reduced.
  • FIG. 1 shows a circuit structural example of a random number generating circuit according to an embodiment of the present invention
  • FIG. 2 is a graph showing a correspondence relationship between an input voltage (axis of abscissa) and an output voltage (axis of ordinate), which corresponds to an amplification characteristic of an inverting amplifier section ( 1 ) of FIG. 1 ;
  • FIG. 3 shows a circuit structure of the random number generating circuit of FIG. 1 , which is used for simulation
  • FIG. 4 is a waveform diagram showing a result obtained by simulation using the random number generating circuit of FIG. 3 .
  • FIG. 1 is a block diagram showing a structural example of the random number generating circuit according to the embodiment of the present invention.
  • a reference voltage section 1 includes a P-channel MOS transistor MP 1 and an N-channel MOS transistor MN 1 .
  • a source of the P-channel MOS transistor MP 1 is connected with a power supply and a gate thereof is connected with a drain thereof.
  • a source of the N-channel MOS transistor MN 1 is grounded, a gate thereof is connected with a drain thereof, and the drain is connected with the drain of the P-channel MOS transistor MP 1 .
  • An inverting amplifier section (inverter) 2 includes a P-channel MOS transistor MP 2 and an N-channel MOS transistor MN 2 .
  • a source of the P-channel MOS transistor MP 2 is connected with a power supply and a drain thereof is connected with a drain of the N-channel MOS transistor MN 2 .
  • a source of the N-channel MOS transistor MN 2 is grounded, a gate thereof is connected with the gate of the P-channel MOS transistor MP 2 , and the drain thereof is connected with the drain of the P-channel MOS transistor MP 2 .
  • Transistor sizes of the P-channel MOS transistor MP 1 , the N-channel MOS transistor MN 1 , the P-channel MOS transistor MP 2 , and the N-channel MOS transistor MN 2 are set such that a reference voltage level outputted from the reference voltage section 1 becomes equal to a logic threshold voltage (reference voltage level) of the inverting amplifier section 2 .
  • the P-channel MOS transistors MP 1 and MP 2 are preferably set such that the transistor sizes thereof become equal to each other.
  • the N-channel MOS transistors MN 1 and MN 2 are preferably set such that the transistor sizes thereof become equal to each other.
  • An N-channel MOS transistor MN 3 is a transfer gate inserted between the reference voltage section 1 and the inverting amplifier section 2 .
  • a first terminal (any one of a drain or a source, for example, the drain) of the N-channel MOS transistor MN 3 is connected with a connection point “A” between the drain of the P-channel MOS transistor MP 1 and the drain of the N-channel MOS transistor MN 1 .
  • a second terminal (another one of the drain or the source, for example, the source) of the N-channel MOS transistor MN 3 is connected with a connection point “B” between the gate of the P-channel MOS transistor MP 2 and the gate of the N-channel MOS transistor MN 2 .
  • the N-channel MOS transistor MN 3 is on/off-controlled in response to a control signal inputted to a gate thereof.
  • the control signal is in an “H” level, that is, when the N-channel MOS transistor MN 3 is in an on state, the reference voltage outputted from the reference voltage section 1 is transferred to the connection point “B” in the inverting amplifier section 2 .
  • the control signal is in an “L” level, that is, when the N-channel MOS transistor MN 3 is in an off state, a voltage value at the time of the off state is held in a capacitor 4 .
  • the capacitor 4 to be provided may be a condenser.
  • the capacitor 4 may be a parasitic capacitor which is a capacitor with a diffused layer of the second terminal of the N-channel MOS transistor MN 3 or a capacitor with the respective gates of the P-channel MOS transistor MP 2 and the N-channel MOS transistor MN 2 .
  • a reference voltage Vin is inputted from the reference voltage section 1 to the connection point “B” between the gate of the P-channel MOS transistor MP 2 and the gate of the N-channel MOS transistor MN 2 through the N-channel MOS transistor MN 3 .
  • the reference voltage Vin is a value equal to the logic threshold voltage (reference voltage level) of the inverting amplifier section 2 and unstably and irregularly fluctuated by a very small voltage ⁇ Vin (several tens ⁇ V to several hundreds ⁇ V) caused by a thermal noise.
  • the reference voltage (level) Vin is the center of fluctuation of the very small voltage ⁇ Vin, so an intermediate voltage between a voltage value of the power supply and a ground level value is normally set as the reference voltage.
  • the inputted reference voltage Vin is equal to the reference voltage level thereof and thus is not amplified.
  • the very small voltage ⁇ Vin which is a fluctuation component from the reference voltage level is inversely amplified by a preset amplification factor (for example, several tens times to several hundreds times) and outputted as an amplified voltage ⁇ Vout (several mV to several tens mV).
  • the very small voltage ⁇ Vin is small and a frequency thereof is high (for example, 10 MHz), so the inverting amplifier section 2 cannot make a response, that is, the inverting amplifier section 2 cannot perform an inverting amplification operation.
  • the N-channel MOS transistor MN 3 is turned on by setting the control signal inputted to the gate thereof to the “H” level. Then, charges are stored in the capacitor 4 located at the connection point “B” or discharged therefrom to supply the voltage value at the connection point “A”. After that, the control signal is set to the “L” level to turn off the N-channel MOS transistor MN 3 , so the very small voltage ⁇ Vin at this time is sampled on the capacitor 4 . It is desirable to use a low frequency (for example, a frequency equal to or larger than 1 Hz and equal to or smaller than 100 kHz) as a sampling period in view of a response speed to a very small voltage, of each of the MOS transistors of the inverting amplifier section 2 .
  • a low frequency for example, a frequency equal to or larger than 1 Hz and equal to or smaller than 100 kHz
  • the inverting amplifier section 2 performs the inverting amplification operation on a voltage corresponding to the charges stored in the capacitor 4 .
  • FIG. 3 shows a structure of a circuit used for simulation.
  • FIG. 4 is a waveform diagram showing a result obtained by the simulation.
  • the axis of abscissa indicates a time and the axis of ordinate indicates a voltage level.
  • HSPICE registered trademark
  • a bidirectional transfer gate 5 including an N-channel MOS transistor MN 4 and a P-channel MOS transistor MP 3 is used instead of the N-channel MOS transistor MN 3 which is the transfer gate as shown in FIG. 1 .
  • a source of the P-channel MOS transistor MP 3 and a drain of the N-channel MOS transistor MN 4 are connected with each other at a connection point “D”.
  • a drain of the P-channel MOS transistor MP 3 and a source of the N-channel MOS transistor MN 4 are connected with each other at a connection point “E”.
  • the capacitor 4 including MOS transistors is connected with the connection point “E”.
  • the connection point “E” is connected with the connection point “B” in the inverting amplifier section 2 .
  • connection point “D” in the bidirectional transfer gate 5 is connected with the connection point “A” in the reference voltage section 1 which is not shown in FIG. 3 . That is, the connection point “D” which is one terminal of the bidirectional transfer gate 5 is connected with the connection point “A” which is an output terminal of the reference voltage section 1 .
  • the connection point “E” which is the other terminal of the bidirectional transfer gate 5 is connected with the connection point “B” which is an input terminal of the inverting amplifier section 2 .
  • a NOISE signal is a triangular wave train signal whose reference voltage (input voltage) Vin is 1.8975 V and very small voltage ⁇ Vin is ⁇ 500 ⁇ V.
  • the NOISE signal is inputted from a signal source of the simulator to the connection point “E” in the bidirectional transfer gate 5 .
  • the logic threshold voltage of the inverting amplifier section 2 is also set to 1.8975 V which is equal to the reference voltage Vin.
  • a control signal In for controlling the turning on/off of the bidirectional transfer gate 5 is applied to a gate of the P-channel MOS transistor MP 3 and a gate of the N-channel MOS transistor MN 4 through inverters INV 1 and INV 2 .
  • control signal In When the control signal In is in an “H” level, an “L” level signal is applied to the gate of the P-channel MOS transistor MP 3 through the inverter INV 1 and an “H” level signal is applied to the gate of the N-channel MOS transistor MN 4 through the inverters INV 1 and INV 2 . Then, the bidirectional transfer gate 5 becomes an electrical connection state (on state).
  • the bidirectional transfer gate 5 becomes an electrical disconnection state (off state).
  • a waveform located on an upper portion of FIG. 4 corresponds to a waveform of the reference voltage from the connection point “A” in which the very small voltage ⁇ Vin is fluctuated.
  • the reference voltage Vin is 1.8975 V.
  • the very small voltage ⁇ Vin which is fluctuated by ⁇ 500 ⁇ V with respect to the reference voltage level is superimposed on the reference voltage as a rectangular wave pulse train whose frequency is 1.5 MHz.
  • the control signal In located on a middle portion of FIG. 4 is inputted as a 50%-duty pulse train whose period is 20 ⁇ seconds, that is, whose frequency is 50 Hz (“H” level is 5.0 V, “L” level is ground voltage (0 V)).
  • a signal Out located on a lower portion of FIG. 4 shows an output voltage level of the inverting amplifier section 2 which corresponds to a result obtained by the inverting amplification of the voltage stored in the capacitor 4 .
  • the control signal In is changed from the “L” level to the “H” level. Then, the bidirectional transfer gate 5 becomes the on state. Therefore, the reference voltage Vin in which the very small voltage ⁇ Vin is fluctuated is applied to the capacitor 4 and the connection point “B”.
  • the control signal In is changed from the “H” level to the “L” level. Then, the bidirectional transfer gate 5 becomes the off state. Therefore, the reference voltage Vin in which the very small voltage ⁇ Vin is fluctuated is not applied to the capacitor 4 and the connection point “B”, so the voltage level applied to the capacitor 4 at the time of change to the “L” level is held.
  • the inverting amplifier section 2 amplifies the voltage stored in the capacitor 4 and outputs the amplified voltage as the output voltage Vout.
  • the inverting amplifier section 2 amplifies the very small voltage ⁇ Vin stored in the capacitor 4 without depending on the response speed. Therefore, the voltage Vout outputted from the inverting amplifier section 2 is a voltage obtained by superimposing the voltage Vout (approximately 100 mV) on the reference voltage level (1.8975 V).
  • the control signal In is changed from the “L” level to the “H” level. Then, the bidirectional transfer gate 5 becomes the on state. Therefore, the reference voltage Vin in which the very small voltage ⁇ Vin is fluctuated is applied to the capacitor 4 and the connection point “B”.
  • the fluctuation frequency of the very small voltage ⁇ Vin is faster than the response speed of the inverting amplifier section 2 , so the voltage Vout outputted from the inverting amplifier section 2 has 1.8975 V which is the reference voltage level.
  • the output voltage Vout is subjected to A/D conversion without any processing.
  • An obtained bit string may be used as the random number.
  • the output voltage Vout may be extracted through a filter, amplified, and then subjected to A/D conversion to use an obtained bit string as the random number.
  • the random number generating circuit for obtaining the physical random number based on the very small voltage caused by the thermal noise can be realized using a simple circuit which includes the reference voltage section 1 having a single CMOS inverter and the inverting amplifier section 2 having a single CMOS inverter. Therefore, as compared with a conventional example, a circuit area can be reduced and a manufacturing cost of a chip in which the random number generating circuit is provided can be reduced.

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Pure & Applied Mathematics (AREA)
  • Mathematical Optimization (AREA)
  • General Engineering & Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Computer Security & Cryptography (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Amplifiers (AREA)
  • Semiconductor Integrated Circuits (AREA)

Abstract

Provided is a random number generating circuit having a simple circuit structure, for generating a physical random number based on a noise. The random number generating circuit includes a reference voltage section, an inverting amplifier section having a threshold voltage equal to a reference voltage level, and a semiconductor switch provided between an output terminal of the reference voltage section and an input terminal of the inverting amplifier section. A thermal noise produced from the reference voltage section is held by the semiconductor switch and a capacitor and amplified by the inverting amplifier section to generate the physical random number.

Description

This application claims priority under 35 U.S.C. §119 to Japanese Patent Application No. JP2006-228975 filed Aug. 25, 2006, the entire content of which is hereby incorporated by reference.
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a random number generating circuit for generating a physical random number, and, for example, to a random number generating circuit suitable to generate a random number used to produce a code key required for security functions of an IC card, a stored-program one-chip microcomputer, and the like.
2. Description of the Related Art
A random number generating circuit used to secure an ID, a code key, or the like requires high randomness.
A random number is broadly divided into a physical random number generated based on a random phenomenon which occurs in nature and a pseudo random number which is artificially generated.
The pseudo random number is a random number artificially generated by a logic circuit or software. The pseudo random number is typically generated by, for example, a built-in random number circuit of a personal computer.
However, in the case of the pseudo random number, a random number generation procedure is determined by the logic circuit or the software. Therefore, when an initial system state is found, the random number can be relatively easily predicted, so there is a case where the security is incomplete.
On the other hand, the physical random number is normally assumed to be a cryptographically safe random number because of high randomness.
Examples of the physical random number include an electrical thermal noise of a resistor and a shot noise of a PN junction of a semiconductor.
A technique of sampling a thermal noise generated by a thermal noise element, storing the sampled thermal noise as a charge in a capacitor unit, amplifying a voltage corresponding to the charge stored in the capacitor unit, and converting the amplified voltage into a digital signal by A/D conversion to generate a random number is employed for the random number generating circuit using the physical random number (see, for example, JP 2001-175458 A).
The above-mentioned physical random number is generated based on a thermal noise or the like from a noise source. However, a noise level is slight (several tens μV to several hundreds μV), so a high voltage is required to extract the thermal noise as an effective random number.
With an increase in density of circuits due to improvement of LSI functions, a reduction in manufacturing element size is being advanced. When the element size reduces, there is a problem in that an element withstand voltage reduces, thereby reducing a circuit withstand voltage.
In view of the security, it is necessary to incorporate the random number generating circuit in an LSI chip. However, the structure using the physical random number is used, so there are a large number of problems to be solved, which include a problem related to suitability as an LSI material.
In particular, the conventional random number generating circuit includes a large number of elements for realizing a specific structure of a noise amplifier serving as a unit for extracting a random noise component. Therefore, there arise problems in that an area of the LSI chip increases and a manufacturing cost increases.
SUMMARY OF THE INVENTION
The present invention has been made in view of the above-mentioned circumstances. An object of the present invention is to provide a random number generating circuit having a simple circuit structure, for producing a noise of a random phenomenon which is a source of a physical random number and detecting the noise to generate a random number.
In order to solve the above-mentioned problems, according to the present invention, there is provided a random number generating circuit including: a reference voltage section including: a first P-channel MOS transistor having a source which is connected with a power supply, and a gate and a drain which are connected with each other; and a first N-channel MOS transistor having a source which is grounded, and a gate and a drain which are connected with each other, the drain being connected with the drain of the first P-channel MOS transistor; an inverting amplifier section including: a second P-channel MOS transistor having a source which is connected with the power supply; and a second N-channel MOS transistor having a source which is grounded, a gate which is connected with a gate of the second P-channel MOS transistor, and a drain which is connected with the drain of the second P-channel MOS transistor; and a semiconductor switch having a first terminal which is connected with the drain of the first P-channel MOS transistor and a second terminal which is connected with the gate of the second P-channel MOS transistor.
In the random number generating circuit according the present invention, the reference voltage section has a reference voltage equal to a logic threshold voltage of the inverting amplifier section.
In the random number generating circuit according the present invention, the first P-channel MOS transistor and the second P-channel MOS transistor have transistor sizes equal to each other, and the first N-channel MOS transistor and the second N-channel MOS transistor have transistor sizes equal to each other.
In the random number generating circuit according the present invention, the semiconductor switch includes a transfer gate including a MOS transistor.
As described above, according to the present invention, the random number generating circuit has the structure for amplifying a very small noise produced from the reference voltage section by the inverting amplifier circuit. Therefore, a physical random number can be easily generated by a simple circuit, so the number of elements composing the random number generating circuit can be reduced to a value smaller than that of a related art. Thus, a chip size of an LSI having a random number generating function is reduced, with the result that a manufacturing cost can be reduced.
BRIEF DESCRIPTION OF THE DRAWINGS
In the accompanying drawings:
FIG. 1 shows a circuit structural example of a random number generating circuit according to an embodiment of the present invention;
FIG. 2 is a graph showing a correspondence relationship between an input voltage (axis of abscissa) and an output voltage (axis of ordinate), which corresponds to an amplification characteristic of an inverting amplifier section (1) of FIG. 1;
FIG. 3 shows a circuit structure of the random number generating circuit of FIG. 1, which is used for simulation; and
FIG. 4 is a waveform diagram showing a result obtained by simulation using the random number generating circuit of FIG. 3.
 DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT
Hereinafter, a random number generating circuit according to an embodiment of the present invention will be described with reference to the accompanying drawings. FIG. 1 is a block diagram showing a structural example of the random number generating circuit according to the embodiment of the present invention.
In FIG. 1, a reference voltage section 1 includes a P-channel MOS transistor MP1 and an N-channel MOS transistor MN1. A source of the P-channel MOS transistor MP1 is connected with a power supply and a gate thereof is connected with a drain thereof. A source of the N-channel MOS transistor MN1 is grounded, a gate thereof is connected with a drain thereof, and the drain is connected with the drain of the P-channel MOS transistor MP1.
An inverting amplifier section (inverter) 2 includes a P-channel MOS transistor MP2 and an N-channel MOS transistor MN2. A source of the P-channel MOS transistor MP2 is connected with a power supply and a drain thereof is connected with a drain of the N-channel MOS transistor MN2. A source of the N-channel MOS transistor MN2 is grounded, a gate thereof is connected with the gate of the P-channel MOS transistor MP2, and the drain thereof is connected with the drain of the P-channel MOS transistor MP2.
Transistor sizes of the P-channel MOS transistor MP1, the N-channel MOS transistor MN1, the P-channel MOS transistor MP2, and the N-channel MOS transistor MN2 are set such that a reference voltage level outputted from the reference voltage section 1 becomes equal to a logic threshold voltage (reference voltage level) of the inverting amplifier section 2.
In view of manufacturing variations, in order to make the reference voltage level of the reference voltage section 1 equal to the reference voltage level of the inverting amplifier section 2, the P-channel MOS transistors MP1 and MP2 are preferably set such that the transistor sizes thereof become equal to each other. In addition, the N-channel MOS transistors MN1 and MN2 are preferably set such that the transistor sizes thereof become equal to each other.
An N-channel MOS transistor MN3 is a transfer gate inserted between the reference voltage section 1 and the inverting amplifier section 2. A first terminal (any one of a drain or a source, for example, the drain) of the N-channel MOS transistor MN3 is connected with a connection point “A” between the drain of the P-channel MOS transistor MP1 and the drain of the N-channel MOS transistor MN1. A second terminal (another one of the drain or the source, for example, the source) of the N-channel MOS transistor MN3 is connected with a connection point “B” between the gate of the P-channel MOS transistor MP2 and the gate of the N-channel MOS transistor MN2.
The N-channel MOS transistor MN3 is on/off-controlled in response to a control signal inputted to a gate thereof. When the control signal is in an “H” level, that is, when the N-channel MOS transistor MN3 is in an on state, the reference voltage outputted from the reference voltage section 1 is transferred to the connection point “B” in the inverting amplifier section 2. On the other hand, when the control signal is in an “L” level, that is, when the N-channel MOS transistor MN3 is in an off state, a voltage value at the time of the off state is held in a capacitor 4.
The capacitor 4 to be provided may be a condenser. Alternatively, the capacitor 4 may be a parasitic capacitor which is a capacitor with a diffused layer of the second terminal of the N-channel MOS transistor MN3 or a capacitor with the respective gates of the P-channel MOS transistor MP2 and the N-channel MOS transistor MN2.
Next, a relationship between an input voltage and an output voltage of the inverting amplifier section 2 shown in FIG. 1 will be described with reference to FIG. 2.
A reference voltage Vin is inputted from the reference voltage section 1 to the connection point “B” between the gate of the P-channel MOS transistor MP2 and the gate of the N-channel MOS transistor MN2 through the N-channel MOS transistor MN3. The reference voltage Vin is a value equal to the logic threshold voltage (reference voltage level) of the inverting amplifier section 2 and unstably and irregularly fluctuated by a very small voltage ΔVin (several tens μV to several hundreds μV) caused by a thermal noise. The reference voltage (level) Vin is the center of fluctuation of the very small voltage ΔVin, so an intermediate voltage between a voltage value of the power supply and a ground level value is normally set as the reference voltage.
In the inverting amplifier section 2, the inputted reference voltage Vin is equal to the reference voltage level thereof and thus is not amplified. The very small voltage ΔVin which is a fluctuation component from the reference voltage level is inversely amplified by a preset amplification factor (for example, several tens times to several hundreds times) and outputted as an amplified voltage ΔVout (several mV to several tens mV).
The very small voltage ΔVin is small and a frequency thereof is high (for example, 10 MHz), so the inverting amplifier section 2 cannot make a response, that is, the inverting amplifier section 2 cannot perform an inverting amplification operation.
Therefore, the N-channel MOS transistor MN3 is turned on by setting the control signal inputted to the gate thereof to the “H” level. Then, charges are stored in the capacitor 4 located at the connection point “B” or discharged therefrom to supply the voltage value at the connection point “A”. After that, the control signal is set to the “L” level to turn off the N-channel MOS transistor MN3, so the very small voltage ΔVin at this time is sampled on the capacitor 4. It is desirable to use a low frequency (for example, a frequency equal to or larger than 1 Hz and equal to or smaller than 100 kHz) as a sampling period in view of a response speed to a very small voltage, of each of the MOS transistors of the inverting amplifier section 2.
Then, the inverting amplifier section 2 performs the inverting amplification operation on a voltage corresponding to the charges stored in the capacitor 4.
Next, the operation of the random number generating circuit shown in FIG. 1 will be described with reference to FIGS. 3 and 4. FIG. 3 shows a structure of a circuit used for simulation. FIG. 4 is a waveform diagram showing a result obtained by the simulation. The axis of abscissa indicates a time and the axis of ordinate indicates a voltage level. HSPICE (registered trademark) simulator is used.
In the circuit used for the simulation as shown in FIG. 3, a bidirectional transfer gate 5 including an N-channel MOS transistor MN4 and a P-channel MOS transistor MP3 is used instead of the N-channel MOS transistor MN3 which is the transfer gate as shown in FIG. 1. A source of the P-channel MOS transistor MP3 and a drain of the N-channel MOS transistor MN4 are connected with each other at a connection point “D”. A drain of the P-channel MOS transistor MP3 and a source of the N-channel MOS transistor MN4 are connected with each other at a connection point “E”.
The capacitor 4 including MOS transistors is connected with the connection point “E”. The connection point “E” is connected with the connection point “B” in the inverting amplifier section 2.
The connection point “D” in the bidirectional transfer gate 5 is connected with the connection point “A” in the reference voltage section 1 which is not shown in FIG. 3. That is, the connection point “D” which is one terminal of the bidirectional transfer gate 5 is connected with the connection point “A” which is an output terminal of the reference voltage section 1. The connection point “E” which is the other terminal of the bidirectional transfer gate 5 is connected with the connection point “B” which is an input terminal of the inverting amplifier section 2.
A NOISE signal is a triangular wave train signal whose reference voltage (input voltage) Vin is 1.8975 V and very small voltage ΔVin is ±500 μV. The NOISE signal is inputted from a signal source of the simulator to the connection point “E” in the bidirectional transfer gate 5. At this time, the logic threshold voltage of the inverting amplifier section 2 is also set to 1.8975 V which is equal to the reference voltage Vin.
A control signal In for controlling the turning on/off of the bidirectional transfer gate 5 is applied to a gate of the P-channel MOS transistor MP3 and a gate of the N-channel MOS transistor MN4 through inverters INV1 and INV2.
When the control signal In is in an “H” level, an “L” level signal is applied to the gate of the P-channel MOS transistor MP3 through the inverter INV1 and an “H” level signal is applied to the gate of the N-channel MOS transistor MN4 through the inverters INV1 and INV2. Then, the bidirectional transfer gate 5 becomes an electrical connection state (on state).
On the other hand, when the control signal In is in an “L” level, the “H” level signal is applied to the gate of the P-channel MOS transistor MP3 through the inverter INV1 and the “L” level signal is applied to the gate of the N-channel MOS transistor MN4 through the inverters INV1 and INV2. Then, the bidirectional transfer gate 5 becomes an electrical disconnection state (off state).
Next, the operation of the random number generating circuit will be described with reference to FIG. 4.
A waveform located on an upper portion of FIG. 4 corresponds to a waveform of the reference voltage from the connection point “A” in which the very small voltage ΔVin is fluctuated. The reference voltage Vin is 1.8975 V. The very small voltage ΔVin which is fluctuated by ±500 μV with respect to the reference voltage level is superimposed on the reference voltage as a rectangular wave pulse train whose frequency is 1.5 MHz.
The control signal In located on a middle portion of FIG. 4 is inputted as a 50%-duty pulse train whose period is 20 μseconds, that is, whose frequency is 50 Hz (“H” level is 5.0 V, “L” level is ground voltage (0 V)).
A signal Out located on a lower portion of FIG. 4 shows an output voltage level of the inverting amplifier section 2 which corresponds to a result obtained by the inverting amplification of the voltage stored in the capacitor 4.
At a time t1, the control signal In is changed from the “L” level to the “H” level. Then, the bidirectional transfer gate 5 becomes the on state. Therefore, the reference voltage Vin in which the very small voltage ΔVin is fluctuated is applied to the capacitor 4 and the connection point “B”.
At this time, a fluctuation frequency of the very small voltage ΔVin is faster than a response speed of the inverting amplifier section 2, so the voltage Vout outputted from the inverting amplifier section 2 has 1.8975 V which is the reference voltage level.
At a time t2, the control signal In is changed from the “H” level to the “L” level. Then, the bidirectional transfer gate 5 becomes the off state. Therefore, the reference voltage Vin in which the very small voltage ΔVin is fluctuated is not applied to the capacitor 4 and the connection point “B”, so the voltage level applied to the capacitor 4 at the time of change to the “L” level is held.
After that, the inverting amplifier section 2 amplifies the voltage stored in the capacitor 4 and outputs the amplified voltage as the output voltage Vout.
At this time, the inverting amplifier section 2 amplifies the very small voltage ΔVin stored in the capacitor 4 without depending on the response speed. Therefore, the voltage Vout outputted from the inverting amplifier section 2 is a voltage obtained by superimposing the voltage Vout (approximately 100 mV) on the reference voltage level (1.8975 V).
At a time t3, the control signal In is changed from the “L” level to the “H” level. Then, the bidirectional transfer gate 5 becomes the on state. Therefore, the reference voltage Vin in which the very small voltage ΔVin is fluctuated is applied to the capacitor 4 and the connection point “B”.
At this time, the fluctuation frequency of the very small voltage ΔVin is faster than the response speed of the inverting amplifier section 2, so the voltage Vout outputted from the inverting amplifier section 2 has 1.8975 V which is the reference voltage level.
The above-mentioned processing is repeated due to the change of the control signal In between the “H” level and the “L” level. Therefore, the output voltage Vout used as a random number can be extracted while the bidirectional transfer gate 5 is in the off state.
After that, the output voltage Vout is subjected to A/D conversion without any processing. An obtained bit string may be used as the random number. The output voltage Vout may be extracted through a filter, amplified, and then subjected to A/D conversion to use an obtained bit string as the random number.
According to the structure in this embodiment, the random number generating circuit for obtaining the physical random number based on the very small voltage caused by the thermal noise can be realized using a simple circuit which includes the reference voltage section 1 having a single CMOS inverter and the inverting amplifier section 2 having a single CMOS inverter. Therefore, as compared with a conventional example, a circuit area can be reduced and a manufacturing cost of a chip in which the random number generating circuit is provided can be reduced.

Claims (4)

1. A random number generating circuit, comprising:
a reference voltage section consisting of:
a first P-channel MOS transistor having a source connected with a power supply, and a gate and a drain connected with each other; and
a first N-channel MOS transistor having a source grounded, and a gate and a drain which are connected with each other, the drain being connected with the drain of the first P-channel MOS transistor;
an inverting amplifier section consisting of:
a second P-channel MOS transistor having a source connected with the power supply; and
a second N-channel MOS transistor having a grounded source, a gate connected with a gate of the second P-channel MOS transistor, and a drain connected with a drain of the second P-channel MOS transistor, wherein the drain of the second P-channel MOS transistor outputs the generated random number; and
a semiconductor switch operating at a frequency compatible with the response speed of the inverting amplifier section, the switch including a first terminal connected with the drain of the first P-channel MOS transistor and a second terminal connected with the gate of the second P-channel MOS transistor, and further including a capacitor coupled to the second terminal and storing a sampling voltage, such that the sampling voltage is provided to the inverting amplifier section.
2. A random number generating circuit according to claim 1, wherein the reference voltage section has a reference voltage equal to a logic threshold voltage of the inverting amplifier section.
3. A random number generating circuit according to claim 1, wherein: the first P-channel MOS transistor and the second P-channel MOS transistor have transistor sizes equal to each other; and the first N-channel MOS transistor and the second N-channel MOS transistor have transistor sizes equal to each other.
4. A random number generating circuit according to claim 1, wherein the semiconductor switch comprises a transfer gate including a MOS transistor, and wherein the MOS transistor is sized such that the on/off state of the MOS transistor is responsive to a signal frequency of less than 100 kHz.
US11/842,544 2006-08-25 2007-08-21 Random number generating circuit Expired - Fee Related US7979481B2 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2006228975A JP2008052545A (en) 2006-08-25 2006-08-25 Random number generation circuit
JP2006-228975 2006-08-25
JPJP2006-228975 2006-08-25

Publications (2)

Publication Number Publication Date
US20080309401A1 US20080309401A1 (en) 2008-12-18
US7979481B2 true US7979481B2 (en) 2011-07-12

Family

ID=39129323

Family Applications (1)

Application Number Title Priority Date Filing Date
US11/842,544 Expired - Fee Related US7979481B2 (en) 2006-08-25 2007-08-21 Random number generating circuit

Country Status (4)

Country Link
US (1) US7979481B2 (en)
JP (1) JP2008052545A (en)
CN (1) CN101132171A (en)
TW (1) TW200818722A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20170262259A1 (en) * 2014-05-09 2017-09-14 Quantum Numbers Corp. Method for generating random numbers and assoicated random number generator
US11132177B2 (en) 2019-05-14 2021-09-28 International Business Machines Corporation CMOS-compatible high-speed and low-power random number generator

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8130955B2 (en) * 2007-12-21 2012-03-06 Spansion Llc Random number generation through use of memory cell activity
JP5295651B2 (en) * 2008-06-13 2013-09-18 株式会社東芝 Random number generator
WO2011039846A1 (en) 2009-09-29 2011-04-07 株式会社 東芝 Random number generation circuit
JP5356444B2 (en) * 2011-03-17 2013-12-04 株式会社東芝 Buffer circuit, transmission circuit, and wireless communication device
CN106325813B (en) * 2015-06-30 2019-02-12 展讯通信（上海）有限公司 A kind of random number generator and method
CN112230885B (en) * 2019-07-15 2024-05-03 瑞昱半导体股份有限公司 True random number generator and true random number generation method
CN116961591A (en) * 2020-01-17 2023-10-27 芯海科技（深圳）股份有限公司 True random signal generating circuit, method, spread spectrum clock generator and chip

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001175458A (en) 1999-12-17 2001-06-29 Hitachi Ltd Random number generating method, random number generating circuit, semiconductor integrated circuit device, and ic card
US6571263B1 (en) * 1998-08-19 2003-05-27 System Industrial Laboratory Do., Ltd Random number generating apparatus
US7007060B2 (en) * 2002-05-08 2006-02-28 Agilent Technologies, Inc. Random bit stream generation by amplification of thermal noise in a CMOS process
US7243117B2 (en) * 2001-02-07 2007-07-10 Fdk Corporation Random number generator and probability generator
US7401108B2 (en) * 2002-05-08 2008-07-15 Avago Technologies General Ip Pte Ltd Random noise generator and a method for generating random noise

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0690048B2 (en) * 1988-02-19 1994-11-14 株式会社ミツトヨ Signal processing circuit of increment type measuring device
US6522210B1 (en) * 2000-02-16 2003-02-18 Honeywell International Inc. Random pulse generator
JPWO2002050910A1 (en) * 2000-12-01 2004-04-22 株式会社日立製作所 Method for identifying semiconductor integrated circuit device, method for manufacturing semiconductor integrated circuit device, and semiconductor integrated circuit device
JP3487299B2 (en) * 2001-06-06 2004-01-13 いわき電子株式会社 Random number generator and probability generator
KR100875786B1 (en) * 2004-02-12 2008-12-26 가부시키가이샤 히타치초에루.에스.아이.시스테무즈 Random number generation method and semiconductor integrated circuit device

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6571263B1 (en) * 1998-08-19 2003-05-27 System Industrial Laboratory Do., Ltd Random number generating apparatus
JP2001175458A (en) 1999-12-17 2001-06-29 Hitachi Ltd Random number generating method, random number generating circuit, semiconductor integrated circuit device, and ic card
US7243117B2 (en) * 2001-02-07 2007-07-10 Fdk Corporation Random number generator and probability generator
US7007060B2 (en) * 2002-05-08 2006-02-28 Agilent Technologies, Inc. Random bit stream generation by amplification of thermal noise in a CMOS process
US7401108B2 (en) * 2002-05-08 2008-07-15 Avago Technologies General Ip Pte Ltd Random noise generator and a method for generating random noise

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
Ali Tangel and Kyusun Choi, "The CMOS Inverter as a Comparator in ADC Designs", Analog Integrated Circuits and Signal Processing, vol. 39, Issue 2, pp. 147-155, May 2004. *
Wee, Keng Hoong; Shibata, Tadashi; Ohmi, Tadahiro; "A Simple Random Noise Generator Employing Metal-Oxide-Semiconductor-Field-Effect-Transistor Channel kT/C Noise and Low-Capacitance Loading Buffer", Japanese Journal of Applied Physics, vol. 40, Issue 7, pp. 4501-4507, 2001. *

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20170262259A1 (en) * 2014-05-09 2017-09-14 Quantum Numbers Corp. Method for generating random numbers and assoicated random number generator
US10042609B2 (en) * 2014-05-09 2018-08-07 Quantum Numbers Corp. Method for generating random numbers and associated random number generator
US10437559B2 (en) 2014-05-09 2019-10-08 Quantum Numbers Corp. Method for generating random numbers and associated random number generator
US11132177B2 (en) 2019-05-14 2021-09-28 International Business Machines Corporation CMOS-compatible high-speed and low-power random number generator

Also Published As

Publication number Publication date
TW200818722A (en) 2008-04-16
US20080309401A1 (en) 2008-12-18
JP2008052545A (en) 2008-03-06
CN101132171A (en) 2008-02-27

Similar Documents

Publication Publication Date Title
US7979481B2 (en) Random number generating circuit
US6937074B2 (en) Power-up signal generator in semiconductor device
US11609277B2 (en) Power glitch signal detection circuit and security chip
US7486123B2 (en) Set/reset latch with minimum single event upset
US7564278B2 (en) Power-on reset circuit
KR100829793B1 (en) Random signal generator and Random number generator including the same
US7482847B2 (en) Power-on reset circuit
US11187731B2 (en) Power glitch signal detection circuit, security chip and electronic apparatus
US6492848B1 (en) Power-on reset circuit generating reset signal for different power-on signals
US7755392B1 (en) Level shift circuit without high voltage stress of transistors and operating at low voltages
WO2003073616A1 (en) Semiconductor integrated circuit and its reset method
KR100307637B1 (en) Input buffer circuit including boosting capacitor
US4633102A (en) High speed address transition detector circuit for dynamic read/write memory
CN112187232A (en) Power-on detection circuit and power-on detection method
Paul et al. An 8× 8 sub-threshold digital CMOS carry save array multiplier
US4707626A (en) Internal time-out circuit for CMOS dynamic RAM
CN112202433B (en) Power-on reset circuit
US6566919B2 (en) Power on circuit for generating reset signal
Wang et al. An in-pixel gain amplifier based event-driven physical unclonable function for CMOS dynamic vision sensors
US8320564B2 (en) Encrypted signal detection circuit and video device using the same
US6731139B1 (en) Short circuit protection apparatus with self-clocking self-clearing latch
WO2020013101A1 (en) Signal processing circuit, signal processing device, and signal processing method
US7155360B2 (en) Process variation detector and process variation detecting method
GB2411060A (en) A low-power comparator for a single-ramp ADC in an imager array
US20130038141A1 (en) Fan control circuit

Legal Events

Date Code Title Description
AS Assignment

Owner name: SEIKO INSTRUMENTS INC., JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SATO, YUTAKA;REEL/FRAME:021307/0380

Effective date: 20070830

STCF Information on status: patent grant

Free format text: PATENTED CASE

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 4

AS Assignment

Owner name: SII SEMICONDUCTOR CORPORATION ., JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SEIKO INSTRUMENTS INC;REEL/FRAME:037783/0166

Effective date: 20160209

AS Assignment

Owner name: SII SEMICONDUCTOR CORPORATION, JAPAN

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE EXECUTION DATE PREVIOUSLY RECORDED AT REEL: 037783 FRAME: 0166. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT;ASSIGNOR:SEIKO INSTRUMENTS INC;REEL/FRAME:037903/0928

Effective date: 20160201

AS Assignment

Owner name: ABLIC INC., JAPAN

Free format text: CHANGE OF NAME;ASSIGNOR:SII SEMICONDUCTOR CORPORATION;REEL/FRAME:045567/0927

Effective date: 20180105

FEPP Fee payment procedure

Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

LAPS Lapse for failure to pay maintenance fees

Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20190712