US7923773B2 - Semiconductor device, manufacturing method thereof, and data processing system - Google Patents

Semiconductor device, manufacturing method thereof, and data processing system Download PDF

Info

Publication number
US7923773B2
US7923773B2 US12/255,817 US25581708A US7923773B2 US 7923773 B2 US7923773 B2 US 7923773B2 US 25581708 A US25581708 A US 25581708A US 7923773 B2 US7923773 B2 US 7923773B2
Authority
US
United States
Prior art keywords
region
gate trench
bottom portion
element isolation
gate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related, expires
Application number
US12/255,817
Other versions
US20090101971A1 (en
Inventor
Hiroshi Kujirai
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Longitude Licensing Ltd
Original Assignee
Elpida Memory Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Elpida Memory Inc filed Critical Elpida Memory Inc
Assigned to ELPIDA MEMORY, INC. reassignment ELPIDA MEMORY, INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: KUJIRAI, HIROSHI
Publication of US20090101971A1 publication Critical patent/US20090101971A1/en
Application granted granted Critical
Publication of US7923773B2 publication Critical patent/US7923773B2/en
Assigned to ELPIDA MEMORY INC. reassignment ELPIDA MEMORY INC. SECURITY AGREEMENT Assignors: PS4 LUXCO S.A.R.L.
Assigned to PS4 LUXCO S.A.R.L. reassignment PS4 LUXCO S.A.R.L. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: ELPIDA MEMORY, INC.
Assigned to LONGITUDE SEMICONDUCTOR S.A.R.L. reassignment LONGITUDE SEMICONDUCTOR S.A.R.L. CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). Assignors: PS5 LUXCO S.A.R.L.
Assigned to PS5 LUXCO S.A.R.L. reassignment PS5 LUXCO S.A.R.L. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: PS4 LUXCO S.A.R.L.
Assigned to LONGITUDE LICENSING LIMITED reassignment LONGITUDE LICENSING LIMITED ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: LONGITUDE SEMICONDUCTOR S.A.R.L.
Expired - Fee Related legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66568—Lateral single gate silicon transistors
    • H01L29/66613—Lateral single gate silicon transistors with a gate recessing step, e.g. using local oxidation
    • H01L29/66621—Lateral single gate silicon transistors with a gate recessing step, e.g. using local oxidation using etching to form a recess at the gate location
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312—Gate electrodes for field effect devices
    • H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
    • H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
    • H01L29/42356—Disposition, e.g. buried gate electrode
    • H01L29/4236—Disposition, e.g. buried gate electrode within a trench, e.g. trench gate electrode, groove gate electrode
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B12/00—Dynamic random access memory [DRAM] devices
    • H10B12/01—Manufacture or treatment
    • H10B12/02—Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
    • H10B12/05—Making the transistor
    • H10B12/053—Making the transistor the transistor being at least partially in a trench in the substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
    • H01L29/4916—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET the conductor material next to the insulator being a silicon layer, e.g. polysilicon doped with boron, phosphorus or nitrogen
    • H01L29/4925—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET the conductor material next to the insulator being a silicon layer, e.g. polysilicon doped with boron, phosphorus or nitrogen with a multiple layer structure, e.g. several silicon layers with different crystal structure or grain arrangement
    • H01L29/4933—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET the conductor material next to the insulator being a silicon layer, e.g. polysilicon doped with boron, phosphorus or nitrogen with a multiple layer structure, e.g. several silicon layers with different crystal structure or grain arrangement with a silicide layer contacting the silicon layer, e.g. Polycide gate

Definitions

  • the present invention relates to a semiconductor device and a manufacturing method thereof, and, more particularly relates to a semiconductor device including a trench-gate transistor and a manufacturing method thereof.
  • the present invention also relates to a data processing system configured by such a semiconductor device.
  • DRAM Dynamic Random Access Memory
  • trench-gate transistor also called a “recess-channel transistor” so configured that a gate electrode is buried in a groove (trench) formed on a semiconductor substrate.
  • trench-gate transistor By using the trench-gate transistor, an effective channel length can be sufficiently secured and a fine DRAM having a minimum machining dimension of 90 nm or less can also be realized.
  • SOI Silicon On Insulator
  • the present invention seeks to solve one or more of the above problems, or to improve upon those problems at least in part.
  • a semiconductor device comprises: an active region having a source region and a drain region in which a gate trench is formed between the source region and the drain region; an element isolation region surrounding the active region; and a gate electrode of which at least one portion is buried in the gate trench, wherein the gate trench has a first bottom portion relatively far from the element isolation region and a second bottom portion relatively near from the element isolation region, and a curvature radius of the second bottom portion is larger than a curvature radius of the first bottom portion.
  • a portion, in the active region, configuring the second bottom portion of the gate trench function as a main channel region, and the main channel region have a thin-film structure sandwiched between the gate electrode and the element isolation region.
  • a portion, in the active region, configuring the first bottom portion of the gate trench function as a sub-channel region.
  • a threshold voltage of the main channel region is lower than a threshold voltage of the sub-channel region.
  • the second bottom of the gate trench has an inversely arched side-wall.
  • the side-wall channel region is an extremely thin SOI structure, and when a gate-to-source voltage V GS is low, a current is passed to the side-wall channel region only, and when V GS is high, the current is passed to both the trench bottom and the side-wall channel region.
  • V GS gate-to-source voltage
  • a side-wall surface of the element isolation region have an upper-portion-side-wall surface approximately vertical to a semiconductor substrate and a lower-portion-side-wall surface having a tapered shape.
  • the main channel region is arranged between the gate electrode and the lower-portion-side-wall surface of the element isolation region.
  • the length of the gate trench within the active region is 40 to 70 nm, and the width of the gate trench is 80 to 90% of the length of the gate trench.
  • the length and the width of the gate trench have such a relationship, the inversely arched channel structure can be surely formed.
  • a manufacturing method of a semiconductor device comprises: forming an element isolation region on a semiconductor substrate so as to form a plurality of active regions separated one another by the element isolation region; forming a gate trench intersecting the active regions by etching the active regions so that a bottom of the gate trench has a first bottom portion relatively far from the element isolation region and a second bottom portion relatively near from the element isolation region and so that a curvature radius of the second bottom portion is larger than a curvature radius of the first bottom portion; forming a gate oxide film on an inner wall surface of the gate trench; and embedding a gate electrode inside the gate trench formed therein with the gate oxide film.
  • a predetermined region within the active regions is etched so that a main channel region, in the active region, configuring the second bottom portion of the gate trench have a thin-film structure sandwiched between the gate electrode and the element isolation region.
  • a curvature radius of the channel region can be made large.
  • the effective channel length of the transistor becomes shorter than a groove gate.
  • the channel region becomes an extremely thin SOI structure, and a cut-off characteristic becomes preferable.
  • a threshold characteristic can be improved.
  • a leakage current can be suppressed, and when the structure is applied to the memory cell transistor of the DRAM, a refresh characteristic can be enhanced.
  • FIG. 1 is a schematic plan view showing a layout of a main part of a semiconductor device according to an embodiment of the present invention
  • FIGS. 2A to 2C are schematic diagrams each showing a structure of the cell transistor
  • FIG. 3 is a schematic perspective view for explaining a structure of the active region shown in FIG. 1 ;
  • FIGS. 4A to 4D are schematic diagrams each showing a structure of the gate trench
  • FIG. 5 is a schematic cross section showing another example of the shape of a STI
  • FIGS. 6A to 6C are schematic cross sections showing a manufacturing process of forming a mask pattern for the STI
  • FIGS. 7A to 7C are schematic cross sections showing a manufacturing process of forming a trench for the STI
  • FIGS. 8A to 8C are schematic cross sections showing a manufacturing process of forming the STI
  • FIGS. 9A to 9C are schematic cross sections showing a manufacturing process of forming a mask pattern for a gate trench
  • FIGS. 10A to 10C are schematic cross sections showing a manufacturing process of forming the gate trench
  • FIGS. 11A to 11C are schematic cross sections showing a manufacturing process of forming a gate oxide film
  • FIGS. 12A to 12C are schematic cross sections showing a manufacturing process of forming a gate electrode and a cap insulating film
  • FIGS. 13A to 13C are schematic cross sections showing a manufacturing process of forming LDD regions and source/drain regions
  • FIG. 14 is a block diagram showing a configuration of a data processing system using the semiconductor device and shows a case that the semiconductor device is a DRAM;
  • FIG. 15 is schematic cross section for explaining a curvature radius at a corner on a bottom of a gate trench.
  • FIG. 1 is a schematic plan view showing a layout of a main part of a semiconductor device according to an embodiment of the present invention.
  • a semiconductor device 100 is a memory cell of a DRAM, and includes a plurality of active regions 10 a formed therein with cell transistors and a plurality of gate electrodes 18 formed in one direction extending across the active regions 10 a , as shown in FIG. 1 .
  • the memory cell of the DRAM is formed of one cell transistor and one cell capacitor, and has a structure in which cell capacitors are stacked vertically one after another above the cell transistor formed within the active regions 10 a .
  • the active regions 10 a have an elongated planar shape of which the periphery is surrounded by STI (Shallow Trench Isolation) 14 , and a longitudinal direction of the active regions 10 a forms a predetermined angle relative to an arranging direction of the gate electrodes 18 .
  • STI Shallow Trench Isolation
  • Each active region 10 a is laid out to intersect the two gate electrodes 18 .
  • FIGS. 2A , 2 B, and 2 C are schematic diagrams each showing a structure of the cell transistor.
  • FIG. 2A shows a cross section along an A-A line of FIG. 1
  • FIG. 2B shows a cross section along a B-B line of FIG. 1
  • FIG. 2C shows a cross section along a C-C line of FIG. 1 .
  • a cell transistor 200 includes a gate trench 16 formed within the active region 10 a , a gate oxide film 17 formed on an inner wall surface of the gate trench 16 , a gate electrode 18 of which one portion is buried inside the gate trench 16 , a cap insulating film 19 that protects a top surface of the gate electrode 18 , a side-wall insulating film 22 that protects a side surface of the gate electrode 18 , LDD (Lightly Doped Drain) regions 20 and source/drain regions 21 arranged at a center and on both ends in a longitudinal direction of the active region 10 a , and a cell contact 24 arranged above each source/drain region 21 .
  • LDD Lightly Doped Drain
  • the gate electrode 18 is formed of a DOPOS (Doped Poly-silicon) film 18 a and a conductive multilayer film 18 b formed on the DOPOS film 18 a .
  • the conductive multilayer film 18 b has a structure in which a tungsten silicide (WSix) film, a tungsten nitrogen (WN) film formed on the WSix film, and a tungsten (W) film formed on the WN film are stacked in this order.
  • a lower portion of the DOPOS film 18 a is buried inside the gate trench 16 , and an upper is portion thereof protrudes upwardly from a substrate surface.
  • the DOPOS film 18 a has a thickness of about 100 nm, the WSix film about 10 nm, the WN film about 5 nm, and the W film about 70 nm, respectively.
  • FIG. 3 is a schematic perspective view for explaining a structure of the active region 10 a .
  • FIGS. 4A , 4 B, 4 C, and 4 D are schematic cross sections each showing a structure of the gate trench 16 .
  • FIG. 4A shows a cross section along a D 1 -D 1 line of FIG. 1
  • FIG. 4B shows a cross section along a D 2 -D 2 line of FIG. 1
  • FIG. 4C shows a cross section along a B 1 -B 1 line of FIG. 1
  • FIG. 4D shows a cross section along a B 2 -B 2 line of FIG. 1 .
  • a length L 1 of the gate trench 16 within the active region 10 a is longer than a width W 1 of the gate trench 16 .
  • the length L 1 of the gate trench 16 is preferably 40 to 70 nm, and the width W 1 of the gate trench 16 is preferably 80 to 90% of the length L 1 of the gate trench 16 .
  • the reason for this is that when the width W 1 of the gate trench 16 is within the range, the problem to be solved by the present invention is remarkably generated, and when the length L 1 and the width W 1 of the gate trench 16 have the relationship, an inversely arched side-wall channel region, described later, is easily formed.
  • the length L 1 of the gate trench 16 indicates a distance in a direction extending across the active region 10 a . Accordingly, the length L 1 of the gate trench 16 substantially matches the width of the active region 10 a.
  • a portion configuring a bottom 16 b of the gate trench 16 functions as a channel region. According to such a 3-dimensional channel structure, even when the width W 1 of the gate trench 16 is narrow, a sufficiently effective channel length can be obtained. Thereby, high-density memory cells are realized, and at the same time, leakage current can be suppressed.
  • the bottom 16 b of the gate trench 16 has an approximate center in a length direction of the gate trench 16 , i.e., a first bottom 16 b 1 relatively apart from an element isolation region 14 , and approximate ends in the length direction of the gate trench 16 , i.e., second bottoms 16 b 2 relatively near from the element isolation region 14 .
  • Portions configuring the second bottoms 16 b 2 of the gate trench 16 , in the active region 10 a configure side-wall channel regions 10 d (main channel regions), and have a thin-film SOT structure sandwiched between the gate electrode 18 and the element isolation region 14 .
  • a portion configuring the first bottom 16 b 1 of the gate trench 16 in the active region 10 a , functions as a sub-channel region 10 e.
  • a curvature radius of the second bottom 16 b 2 is larger than that of the first bottom corner 16 b 1 .
  • the first bottom corner 16 b 1 of the gate trench 16 has a flat surface approximately in parallel with the semiconductor substrate (see FIG. 4B ), whereas the second bottom 16 b 2 of the gate trench 16 , which is inversely arched, has substantially no flat surface (see FIG. 4A ).
  • a depth (recess amount) of the gate trench 16 becomes deepest at the center of a length direction (L 1 direction) of the gate trench 16 , and the depth becomes gradually shallow as it approaches both ends, as shown in FIGS. 4A and 4B .
  • Such a cross-sectional shape changes depending on a location of the longitudinal direction (L 1 direction) of the gate trench 16 .
  • the bottom surface of the trench is approximately flat, and thus a curvature radius of a corner 16 a is small, as shown in FIG. 4B . That is, only the corner 16 a is slightly curved to be inversely arched.
  • the gate trench 16 is so structured that on both sides in the longitudinal direction of the gate trench 16 within the active region 10 a , silicon thin films 10 d are left in an inversed arch.
  • the side-wall channel regions of the thin-film SOI structure can be formed to be very thin, and thereby a complete depletion in this region can be achieved.
  • a side-wall surface of the STI 14 is preferably in an inversely tapered shaped (that is, the side-wall surface of the active region 10 a is in a forward tapered shape).
  • An angle of the side-wall surface of the STI 14 can be less than 90 degrees, and more preferably it is equal to or less than 88 degrees. However, when the angle is equal to or less than 80 degrees, the SOI structure becomes too thick, and thus not preferable.
  • the silicon side-wall 10 d contacting the side-wall surface of the STI 14 can be surely left at a time of forming the gate trench 16 by gouging the active region 10 a.
  • V GS gate-to-source voltage
  • the upper portion (the second bottom 16 b 2 of the gate trench 16 ) of the side-wall channel region 10 d has an inversely arched shape, and thus controlling the threshold voltage V th is easy.
  • V th can be controlled only by an ion implantation of the channel region below the source/drain region while keeping the gate electrode as the N + gate.
  • the curvature radius of the upper portion of the side-wall channel region 10 d i.e., the second bottom corner 16 b 2 of the gate trench 16 , is larger than that in the center of the gate trench 16 , and accordingly, the thin-film SOI structure formed of the inversely arched side-wall channel region 10 d can be obtained.
  • the effective channel length of the transistor is slightly shorter than a case that such a side-wall channel region 10 d is not present.
  • the inversely arched side-wall channel region 10 d is an extremely thin SOI structure and the cut-off characteristic becomes favorable.
  • the threshold characteristic can be improved.
  • a leakage current can be suppressed, and thus a refresh characteristic of the memory cell transistor of the DRAM can be enhanced.
  • FIG. 5 is a schematic cross section showing another example of the shape of the STI 14 .
  • the entire side-wall surface of the STI 14 is configured by an upper-portion-side-wall surface 14 ta vertical to the substrate surface and a lower-portion-side-wall surface 14 tb having an inversely tapered shape, rather than being configured by a tapered surface.
  • an angle of tapering can be less than 90 degrees, and it is preferably equal to or less than 88 degrees.
  • the STI 14 When the STI 14 is thus shaped, silicon within the active region 10 a contacting the upper-portion-side-wall surface is removed by etching at a time of forming the gate trench and only silicon contacting the lower-portion-side-wall surface 14 tb is left. Thus, the height of the side-wall channel region can be kept low. When the side-wall channel region is thus shaped, a complete depletion of the channel is further facilitated, which can further improve the cut-off characteristic.
  • FIG. 6 to FIG. 13 are schematic cross sections each showing a manufacturing step of the semiconductor device 100 .
  • a portion “A” in each drawing corresponds to an A-A cross section in FIG. 1
  • a portion “B” corresponds to a B-B cross section
  • a portion “C” corresponds to a C-C cross section, respectively.
  • a mask pattern for an STI is formed on the silicon substrate 10 .
  • a pad oxide film 11 and a silicon nitride film 12 are sequentially formed on a surface of the silicon substrate 10 .
  • the pad oxide film 11 have a film thickness of about 9 nm and the silicon nitride film 12 have a film thickness of about 120 nm.
  • the pad oxide film 11 can be formed by thermal oxidization and the silicon nitride film 12 can be formed by an HDP-CVD (High Density Plasma-Chemical Vapor Deposition) method.
  • the pad oxide film 11 and the silicon nitride film 12 are left in a region where the active region 10 a shown in FIG. 1 is to be formed.
  • the pad oxide film 11 is over-etched, and thus, also the surface of the silicon substrate 10 is slightly etched, as shown in the drawing.
  • the silicon nitride film 12 is used as a mask to dry-etch the silicon substrate 10 , and thereby a trench for an STI 13 , having a depth of about 200 nm, is formed on the silicon substrate 10 .
  • an etching condition can be constant.
  • the side-wall surface 13 t of the trench for an STI 13 includes a vertical surface, the etching condition at a time of forming the trench can be switched in a middle of the etching.
  • a mixture gas including HBr, O 2 , SF 6 or the like is used and the etching can be performed with a pressure of 10 mTorr and power of 200 W.
  • a mixture gas including Cl 2 , O 2 , N 2 or the like is used and the etching can be performed with a pressure of 10 mTorr and power of 100 W.
  • a silicon oxide film 14 is embedded inside the trench for an STI 13 to form the STI.
  • a thin silicon oxide film (not shown), as an underlying film, is formed on an inner wall surface of the trench 13 by thermal oxidization at about 1000° C.
  • the silicon oxide film (element isolation film) 14 having a thickness of about 400 to 500 nm is deposited by a CVD method.
  • the silicon nitride film 12 is used as a stopper to polish the silicon oxide film 14 by a CMP (Chemical Mechanical Polishing) method. Further, an upper portion of the silicon oxide film 14 is removed by wet etching by fluorinated acid, and the silicon nitride film 12 is then removed by wet etching by hot phosphoric acid at 160° C. At this time, as shown in FIG. 8A , an etching amount of the silicon oxide film 14 is so controlled that a top surface of the silicon oxide film 14 is located higher than that of the silicon substrate 10 and a shouldered portion 14 s approximately vertical to the silicon substrate 10 is provided. Preferably, a step of the shouldered portion 14 s is about 30 nm.
  • the STI formed of the silicon oxide film 14 and a plurality of active regions 10 a are completed.
  • a mask pattern for a gate trench is formed.
  • a silicon nitride film 15 having a thickness of about 100 to 120 nm, which serves as a hard mask at a time of forming the gate trench 16 is formed on an entire substrate surface.
  • a photoresist (not shown) to pattern the silicon nitride film 15 by dry etching so that an opening is formed on a region on which the gate trench 16 is to be formed.
  • the silicon nitride film 15 results in a mask layer including on the active region 10 a an opening 15 a corresponding to the width of the gate trench.
  • the dry etching of the silicon nitride film 15 is performed under a condition that anisotropic dry etching by a mixture gas containing CF 4 , CHF 3 or the like is used, and an etching rate ratio to the silicon oxide films 11 and 14 is larger than eight.
  • the silicon nitride film 15 is then used as a mask and a gate trench 16 having a depth of about 120 to 140 nm is formed.
  • a pad oxide film 11 is removed by dry etching. This dry etching is also called breakthrough etching.
  • etching gas a mixture gas containing, for example, CF 4 , CHF 2 , and Ar can be used. The etching is then switched to dry etching having a high selection ratio to the silicon nitride film 15 and the silicon oxide film 14 , and a silicon nitride film 17 is used as a mask to etch the silicon substrate 10 .
  • the etching to form the gate trench is performed under a condition that anisotropic dry etching by a mixture gas containing Cl 2 , HBr, and O 2 is used and an etching rate ratio to the silicon oxide film 14 is larger than 15, for example.
  • the dry etching to form the gate trench 16 has a high selection ratio not only to the silicon nitride film 15 but also to the silicon oxide film 14 , which is a material of the STI.
  • the shouldered portion 14 s of the silicon oxide film 14 functions as a mask, and on both sides of the gate trench 16 , one portion of the silicon substrate 10 is not etched to be left thinly.
  • the height of the silicon thin film 10 d that is left thinly is about 25 to 55 nm.
  • a gate oxide film 17 is formed next.
  • a sacrificial oxide film (not shown) having a thickness of about 10 nm is formed on an inner wall surface of the gate trench 16 .
  • the silicon nitride film 15 is then removed, and by further wet etching using fluorinated acid, the sacrificial oxide film is removed.
  • a damage incurred on the inner wall surface of the gate trench, together with the sacrificial oxide film, is removed, and thus an undamaged clean inner wall surface is reproduced.
  • a gate oxide film 17 having a thickness of about 8 nm is formed by thermal oxidization.
  • the gate oxide film 17 is completed.
  • a gate electrode 18 and a cap insulating film 19 are formed. More specifically, at first, on an entire substrate surface including an interior of the gate trench 16 , a DOPOS film 18 a having a thickness of about 100 nm is deposited, and on top thereof, as a conductive multilayer film 18 b , a tungsten silicide (WSix) film having a thickness of about 10 nm, a tungsten nitride (WN) film having a thickness of about 5 nm, a tungsten (W) film having a thickness of about 70 nm, and the silicon nitride film 19 having a thickness of about 140 nm are formed in this order.
  • WSix tungsten silicide
  • WN tungsten nitride
  • W tungsten
  • the gate electrode 18 and the cap insulating film 19 are then used as a mask and an ion implantation is performed.
  • LDD Lightly Doped Drain
  • regions 20 and source/drain regions 21 are formed in a center and on both ends in a longitudinal direction of the active region 10 a .
  • an N impurity such as P and As
  • a P impurity such as B, BF 2 , and In are respectively ion-implanted under a predetermined condition.
  • a side-wall insulating film 22 having a thickness of about 25 nm is formed on a side surface of the gate electrode 18 . Thereafter, an interlayer insulating film 23 formed of a silicon oxide film is formed, and above the source/drain region 21 , a cell contact 24 is formed. Thus, a recess-channel cell transistor 200 shown in FIGS. 2A , 2 B, and 2 C is completed.
  • a channel region of an extremely thin SOI structure can be formed within the gate trench, and thus a threshold characteristic of a recess-channel transistor can be improved.
  • FIG. 14 is a block diagram showing a configuration of a data processing system 300 using the semiconductor device and shows a case that the semiconductor device is a DRAM.
  • the data processing system 300 shown in FIG. 14 has a configuration such that a data processor 320 and a semiconductor device (DRAM) 330 according to the present embodiment are mutually connected via a system bus 310 .
  • the data processor 320 include, but are not limited to, a microprocessor (MPU) and a digital signal processor (DSP).
  • MPU microprocessor
  • DSP digital signal processor
  • the data processor 320 and the DRAM 330 are connected via the system bus 310 .
  • these components can be connected by a local bus rather than being connected via the system bus 310 .
  • system buses 310 can be arranged via a connector or the like in series or in parallel according to need.
  • a storage device 340 an I/O device 350 , and a ROM 360 are connected to the system bus 310 , these are not necessarily essential constituent elements.
  • Examples of the storage device 340 include a hard disk drive, an optical disk drive, and a flash memory.
  • Examples of the I/O device 350 include a display device such as a liquid crystal display, and an input device such as a keyboard and a mouse. Regarding the I/O device 350 , it is only necessary to provide either one of the input device or the output device. Further, for the sake of simplicity, each constituent element shown in FIG. 14 is shown one each. However, the number is not limited to one, and a plurality of one or two or more constituent elements can be provided.
  • the present invention is applied to the cell transistor of the DRAM.
  • applications of the present invention are not limited thereto, and the present invention can be applied to another transistor.
  • the silicon substrate is used as the semiconductor substrate in the embodiment, the present invention is not limited to the silicon substrate, and other semiconductor materials can be used.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Semiconductor Memories (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)

Abstract

A bottom of a gate trench has a first bottom relatively far from an STI and a second bottom relatively near from the STI. A portion, in an active region, configuring the second bottom of the gate trench configures a side-wall channel region, and has a thin-film SOI structure sandwiched between the gate electrode and the STI. On the other hand, a portion configuring the first bottom of the gate trench functions as a sub-channel region. A curvature radius of the second bottom is larger than a curvature radius of the first bottom. In an approximate center in a length direction of the gate trench, a bottom of a trench is approximately flat, and on the other hand, in ends of the length direction, a nearly whole bottom of the trench is curved.

Description

BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a semiconductor device and a manufacturing method thereof, and, more particularly relates to a semiconductor device including a trench-gate transistor and a manufacturing method thereof. The present invention also relates to a data processing system configured by such a semiconductor device.
2. Description of Related Art
In recent years, downscaling of high density and lower power DRAM (Dynamic Random Access Memory) requires a very short gate length of a cell transistor. The short gate length of the transistor leads to short channel effect degradation which results in high leakage current of a DRAM chip. Thus, the DRAM is confronted with the serious problem of this short channel effect.
To overcome this problem, attention is paid to a so-called trench-gate transistor (also called a “recess-channel transistor”) so configured that a gate electrode is buried in a groove (trench) formed on a semiconductor substrate. By using the trench-gate transistor, an effective channel length can be sufficiently secured and a fine DRAM having a minimum machining dimension of 90 nm or less can also be realized. Further, there has recently been proposed a method in which a thin SOI (Silicon On Insulator) structure within a recess is formed, and the silicon layer is used as a channel region (Japanese Patent Application Laid-open No. H8-274277).
When the cell transistors shrink aggressively, there arises a need of narrowing the width of the gate trench. Thus, as shown in FIG. 15, a curvature radius at a corner on a bottom of a gate trench 16 becomes small, and thus a sub-threshold coefficient increases. This is probably due to the fact that a ratio of a channel-depletion-layer capacitance to a gate-oxide capacitance becomes greater at a location where the curvature radius is small. Compared to the larger curvature radius of the corner of the trench, the stand-by current of the smaller one increases. As a result, there is a problem that when the width of the gate trench is narrower, the refresh characteristic deteriorates.
SUMMARY
The present invention seeks to solve one or more of the above problems, or to improve upon those problems at least in part.
In one embodiment, a semiconductor device comprises: an active region having a source region and a drain region in which a gate trench is formed between the source region and the drain region; an element isolation region surrounding the active region; and a gate electrode of which at least one portion is buried in the gate trench, wherein the gate trench has a first bottom portion relatively far from the element isolation region and a second bottom portion relatively near from the element isolation region, and a curvature radius of the second bottom portion is larger than a curvature radius of the first bottom portion.
In this embodiment, it is preferable that a portion, in the active region, configuring the second bottom portion of the gate trench function as a main channel region, and the main channel region have a thin-film structure sandwiched between the gate electrode and the element isolation region. On the other hand, it is preferable that a portion, in the active region, configuring the first bottom portion of the gate trench function as a sub-channel region. In this case, preferably, a threshold voltage of the main channel region is lower than a threshold voltage of the sub-channel region. Further, preferably, the second bottom of the gate trench has an inversely arched side-wall. Thereby, the side-wall channel region is an extremely thin SOI structure, and when a gate-to-source voltage VGS is low, a current is passed to the side-wall channel region only, and when VGS is high, the current is passed to both the trench bottom and the side-wall channel region. Thus, a cut-off characteristic can be favorable, and a sub-threshold characteristic can be improved.
In this embodiment, it is preferable that a side-wall surface of the element isolation region have an upper-portion-side-wall surface approximately vertical to a semiconductor substrate and a lower-portion-side-wall surface having a tapered shape. In this case, preferably, the main channel region is arranged between the gate electrode and the lower-portion-side-wall surface of the element isolation region. When the side-wall surface of the element isolation region is thus shaped, the inversely arched channel region of the thin-film SOI structure can be surely formed, and thus the height of the side-wall channel region can be kept low.
In this embodiment, it is preferable that the length of the gate trench within the active region is 40 to 70 nm, and the width of the gate trench is 80 to 90% of the length of the gate trench. When the length and the width of the gate trench have such a relationship, the inversely arched channel structure can be surely formed.
In another embodiment a manufacturing method of a semiconductor device comprises: forming an element isolation region on a semiconductor substrate so as to form a plurality of active regions separated one another by the element isolation region; forming a gate trench intersecting the active regions by etching the active regions so that a bottom of the gate trench has a first bottom portion relatively far from the element isolation region and a second bottom portion relatively near from the element isolation region and so that a curvature radius of the second bottom portion is larger than a curvature radius of the first bottom portion; forming a gate oxide film on an inner wall surface of the gate trench; and embedding a gate electrode inside the gate trench formed therein with the gate oxide film.
In this embodiment, it is preferable that in the step of forming the gate trench, a predetermined region within the active regions is etched so that a main channel region, in the active region, configuring the second bottom portion of the gate trench have a thin-film structure sandwiched between the gate electrode and the element isolation region.
According to the present invention, even in a fine transistor of which the gate width is equal to or less than 90 nm, for example, a curvature radius of the channel region can be made large. In this case, the effective channel length of the transistor becomes shorter than a groove gate. However, the channel region becomes an extremely thin SOI structure, and a cut-off characteristic becomes preferable. Thus, a threshold characteristic can be improved. As a result, a leakage current can be suppressed, and when the structure is applied to the memory cell transistor of the DRAM, a refresh characteristic can be enhanced.
BRIEF DESCRIPTION OF THE DRAWINGS
The above features and advantages of the present invention will be more apparent from the following description of certain preferred embodiments taken in conjunction with the accompanying drawings, in which:
FIG. 1 is a schematic plan view showing a layout of a main part of a semiconductor device according to an embodiment of the present invention;
FIGS. 2A to 2C are schematic diagrams each showing a structure of the cell transistor;
FIG. 3 is a schematic perspective view for explaining a structure of the active region shown in FIG. 1;
FIGS. 4A to 4D are schematic diagrams each showing a structure of the gate trench;
FIG. 5 is a schematic cross section showing another example of the shape of a STI;
FIGS. 6A to 6C are schematic cross sections showing a manufacturing process of forming a mask pattern for the STI;
FIGS. 7A to 7C are schematic cross sections showing a manufacturing process of forming a trench for the STI;
FIGS. 8A to 8C are schematic cross sections showing a manufacturing process of forming the STI;
FIGS. 9A to 9C are schematic cross sections showing a manufacturing process of forming a mask pattern for a gate trench;
FIGS. 10A to 10C are schematic cross sections showing a manufacturing process of forming the gate trench;
FIGS. 11A to 11C are schematic cross sections showing a manufacturing process of forming a gate oxide film;
FIGS. 12A to 12C are schematic cross sections showing a manufacturing process of forming a gate electrode and a cap insulating film;
FIGS. 13A to 13C are schematic cross sections showing a manufacturing process of forming LDD regions and source/drain regions;
FIG. 14 is a block diagram showing a configuration of a data processing system using the semiconductor device and shows a case that the semiconductor device is a DRAM; and
FIG. 15 is schematic cross section for explaining a curvature radius at a corner on a bottom of a gate trench.
 DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
Preferred embodiments of the present invention will now be explained in detail with reference to the drawings.
FIG. 1 is a schematic plan view showing a layout of a main part of a semiconductor device according to an embodiment of the present invention.
A semiconductor device 100 according to the present embodiment is a memory cell of a DRAM, and includes a plurality of active regions 10 a formed therein with cell transistors and a plurality of gate electrodes 18 formed in one direction extending across the active regions 10 a, as shown in FIG. 1. Although not shown in FIG. 1, the memory cell of the DRAM is formed of one cell transistor and one cell capacitor, and has a structure in which cell capacitors are stacked vertically one after another above the cell transistor formed within the active regions 10 a. The active regions 10 a have an elongated planar shape of which the periphery is surrounded by STI (Shallow Trench Isolation) 14, and a longitudinal direction of the active regions 10 a forms a predetermined angle relative to an arranging direction of the gate electrodes 18. Each active region 10 a is laid out to intersect the two gate electrodes 18.
FIGS. 2A, 2B, and 2C are schematic diagrams each showing a structure of the cell transistor. FIG. 2A shows a cross section along an A-A line of FIG. 1, FIG. 2B shows a cross section along a B-B line of FIG. 1, and FIG. 2C shows a cross section along a C-C line of FIG. 1.
As shown in FIGS. 2A, 2B, and 2C, a cell transistor 200 includes a gate trench 16 formed within the active region 10 a, a gate oxide film 17 formed on an inner wall surface of the gate trench 16, a gate electrode 18 of which one portion is buried inside the gate trench 16, a cap insulating film 19 that protects a top surface of the gate electrode 18, a side-wall insulating film 22 that protects a side surface of the gate electrode 18, LDD (Lightly Doped Drain) regions 20 and source/drain regions 21 arranged at a center and on both ends in a longitudinal direction of the active region 10 a, and a cell contact 24 arranged above each source/drain region 21.
Although not particularly limited in the present invention, the gate electrode 18 is formed of a DOPOS (Doped Poly-silicon) film 18 a and a conductive multilayer film 18 b formed on the DOPOS film 18 a. Preferably, the conductive multilayer film 18 b has a structure in which a tungsten silicide (WSix) film, a tungsten nitrogen (WN) film formed on the WSix film, and a tungsten (W) film formed on the WN film are stacked in this order. A lower portion of the DOPOS film 18 a is buried inside the gate trench 16, and an upper is portion thereof protrudes upwardly from a substrate surface. Preferably, the DOPOS film 18 a has a thickness of about 100 nm, the WSix film about 10 nm, the WN film about 5 nm, and the W film about 70 nm, respectively.
FIG. 3 is a schematic perspective view for explaining a structure of the active region 10 a. FIGS. 4A, 4B, 4C, and 4D are schematic cross sections each showing a structure of the gate trench 16. FIG. 4A shows a cross section along a D1-D1 line of FIG. 1, FIG. 4B shows a cross section along a D2-D2 line of FIG. 1, FIG. 4C shows a cross section along a B1-B1 line of FIG. 1, and FIG. 4D shows a cross section along a B2-B2 line of FIG. 1.
As shown in FIG. 3, in one active region 10 a, two gate trenches 16 and 16 are formed. Preferably, a length L1 of the gate trench 16 within the active region 10 a is longer than a width W1 of the gate trench 16. More specifically, the length L1 of the gate trench 16 is preferably 40 to 70 nm, and the width W1 of the gate trench 16 is preferably 80 to 90% of the length L1 of the gate trench 16. The reason for this is that when the width W1 of the gate trench 16 is within the range, the problem to be solved by the present invention is remarkably generated, and when the length L1 and the width W1 of the gate trench 16 have the relationship, an inversely arched side-wall channel region, described later, is easily formed. The length L1 of the gate trench 16 indicates a distance in a direction extending across the active region 10 a. Accordingly, the length L1 of the gate trench 16 substantially matches the width of the active region 10 a.
In the active region 10 a, a portion configuring a bottom 16 b of the gate trench 16 functions as a channel region. According to such a 3-dimensional channel structure, even when the width W1 of the gate trench 16 is narrow, a sufficiently effective channel length can be obtained. Thereby, high-density memory cells are realized, and at the same time, leakage current can be suppressed.
The bottom 16 b of the gate trench 16 has an approximate center in a length direction of the gate trench 16, i.e., a first bottom 16 b 1 relatively apart from an element isolation region 14, and approximate ends in the length direction of the gate trench 16, i.e., second bottoms 16 b 2 relatively near from the element isolation region 14. Portions configuring the second bottoms 16 b 2 of the gate trench 16, in the active region 10 a, configure side-wall channel regions 10 d (main channel regions), and have a thin-film SOT structure sandwiched between the gate electrode 18 and the element isolation region 14. On the other hand, a portion configuring the first bottom 16 b 1 of the gate trench 16, in the active region 10 a, functions as a sub-channel region 10 e.
As shown in FIG. 3, a curvature radius of the second bottom 16 b 2 is larger than that of the first bottom corner 16 b 1. In the present embodiment, the first bottom corner 16 b 1 of the gate trench 16 has a flat surface approximately in parallel with the semiconductor substrate (see FIG. 4B), whereas the second bottom 16 b 2 of the gate trench 16, which is inversely arched, has substantially no flat surface (see FIG. 4A).
By such an inversely arched shape, a depth (recess amount) of the gate trench 16 becomes deepest at the center of a length direction (L1 direction) of the gate trench 16, and the depth becomes gradually shallow as it approaches both ends, as shown in FIGS. 4A and 4B. Such a cross-sectional shape changes depending on a location of the longitudinal direction (L1 direction) of the gate trench 16. As described above, when the active region 10 a is cut near an approximate center in the longitudinal direction of the gate trench 16, the bottom surface of the trench is approximately flat, and thus a curvature radius of a corner 16 a is small, as shown in FIG. 4B. That is, only the corner 16 a is slightly curved to be inversely arched. In contrary thereto, when the active region 10 a is cut at ends in the longitudinal direction of the gate trench 16, a nearly whole bottom surface of the trench is curved, and thus the curvature radius of the corner 16 a is large, as shown in FIG. 4A.
As a result, as shown in FIGS. 4C and 4D, the gate trench 16 is so structured that on both sides in the longitudinal direction of the gate trench 16 within the active region 10 a, silicon thin films 10 d are left in an inversed arch. The side-wall channel regions of the thin-film SOI structure can be formed to be very thin, and thereby a complete depletion in this region can be achieved.
To surely form the thin-film SOI structure, as shown in FIGS. 4C and 4D, a side-wall surface of the STI 14 is preferably in an inversely tapered shaped (that is, the side-wall surface of the active region 10 a is in a forward tapered shape). An angle of the side-wall surface of the STI 14 can be less than 90 degrees, and more preferably it is equal to or less than 88 degrees. However, when the angle is equal to or less than 80 degrees, the SOI structure becomes too thick, and thus not preferable. When the side-wall surface of the active region 10 a has such a slant, the silicon side-wall 10 d contacting the side-wall surface of the STI 14 can be surely left at a time of forming the gate trench 16 by gouging the active region 10 a.
The SOI structure formed of the silicon thin film thus formed, together with the bottom 16 b of the gate trench 16, functions as the channel region (main channel region). Accordingly, the SOI structure is so structured that when a gate-to-source voltage VGS of the cell transistor 200 exceeds a threshold voltage, a current is passed to the side-wall channel region 10 d. Particularly, when VGS is low, the current is passed to the side-wall channel region 10 d only, and when VGS is high, the current is passed to both the trench bottom 16 b and the side-wall channel region 10 d. When a recess-channel transistor has such a channel structure, an effective channel length of the transistor is shorter than a conventional simple recess channel transistor. However, the side-wall channel region 10 d is an extremely thin SOI structure and a cut-off characteristic becomes favorable. Thus, a sub-threshold characteristic can be improved.
Further, the upper portion (the second bottom 16 b 2 of the gate trench 16) of the side-wall channel region 10 d has an inversely arched shape, and thus controlling the threshold voltage Vth is easy. Generally, to control Vth of a depleted transistor, there is a need of changing a work function of a gate electrode (for example, changing from an N+ gate to a P+ gate), and thus a fine adjustment of Vth is difficult. However, according to this structure, Vth can be controlled only by an ion implantation of the channel region below the source/drain region while keeping the gate electrode as the N+ gate.
Thus, in the semiconductor device, the curvature radius of the upper portion of the side-wall channel region 10 d, i.e., the second bottom corner 16 b 2 of the gate trench 16, is larger than that in the center of the gate trench 16, and accordingly, the thin-film SOI structure formed of the inversely arched side-wall channel region 10 d can be obtained. When the inversely arched side-wall channel region 10 d is present, the effective channel length of the transistor is slightly shorter than a case that such a side-wall channel region 10 d is not present. However, the inversely arched side-wall channel region 10 d is an extremely thin SOI structure and the cut-off characteristic becomes favorable. Thus, the threshold characteristic can be improved. As a result, a leakage current can be suppressed, and thus a refresh characteristic of the memory cell transistor of the DRAM can be enhanced.
FIG. 5 is a schematic cross section showing another example of the shape of the STI 14.
As shown in FIG. 5, the entire side-wall surface of the STI 14 is configured by an upper-portion-side-wall surface 14 ta vertical to the substrate surface and a lower-portion-side-wall surface 14 tb having an inversely tapered shape, rather than being configured by a tapered surface. Although not particularly limited, when a depth of the STI 14 is 200 nm, it is preferable that the height of the upper-portion-side-wall surface 14 ta is 70 nm and the height of the lower-portion-side-wall surface 14 tb is 130 nm. An angle of tapering can be less than 90 degrees, and it is preferably equal to or less than 88 degrees. When the STI 14 is thus shaped, silicon within the active region 10 a contacting the upper-portion-side-wall surface is removed by etching at a time of forming the gate trench and only silicon contacting the lower-portion-side-wall surface 14 tb is left. Thus, the height of the side-wall channel region can be kept low. When the side-wall channel region is thus shaped, a complete depletion of the channel is further facilitated, which can further improve the cut-off characteristic.
With reference to FIG. 6 to FIG. 13, a manufacturing method of the semiconductor device is described next in detail.
FIG. 6 to FIG. 13 are schematic cross sections each showing a manufacturing step of the semiconductor device 100. A portion “A” in each drawing corresponds to an A-A cross section in FIG. 1, a portion “B” corresponds to a B-B cross section, and a portion “C” corresponds to a C-C cross section, respectively.
In the manufacturing step of the semiconductor device, as shown in FIGS. 6A, 6B, and 6C, at first, a mask pattern for an STI is formed on the silicon substrate 10. When the mask pattern is formed, a pad oxide film 11 and a silicon nitride film 12 are sequentially formed on a surface of the silicon substrate 10. Although not particularly limited, it is preferable that the pad oxide film 11 have a film thickness of about 9 nm and the silicon nitride film 12 have a film thickness of about 120 nm. The pad oxide film 11 can be formed by thermal oxidization and the silicon nitride film 12 can be formed by an HDP-CVD (High Density Plasma-Chemical Vapor Deposition) method. Subsequently, by using known photolithography and etching techniques, the pad oxide film 11 and the silicon nitride film 12 are left in a region where the active region 10 a shown in FIG. 1 is to be formed. At this time, the pad oxide film 11 is over-etched, and thus, also the surface of the silicon substrate 10 is slightly etched, as shown in the drawing.
Thereafter, as shown in FIGS. 7A, 7B, and 7C, the silicon nitride film 12 is used as a mask to dry-etch the silicon substrate 10, and thereby a trench for an STI 13, having a depth of about 200 nm, is formed on the silicon substrate 10. When an entire side-wall surface of the trench for an STI 13 has a constant tapered shape, an etching condition can be constant. As shown in FIG. 5, when the side-wall surface 13 t of the trench for an STI 13 includes a vertical surface, the etching condition at a time of forming the trench can be switched in a middle of the etching. As a condition at a time of forming the vertical surface, a mixture gas including HBr, O2, SF6 or the like is used and the etching can be performed with a pressure of 10 mTorr and power of 200 W. As a condition at a time of forming the tapered surface, a mixture gas including Cl2, O2, N2 or the like is used and the etching can be performed with a pressure of 10 mTorr and power of 100 W.
Next, as shown in FIGS. 8A to 8C, a silicon oxide film 14 is embedded inside the trench for an STI 13 to form the STI. In the formation of the STI, at first, a thin silicon oxide film (not shown), as an underlying film, is formed on an inner wall surface of the trench 13 by thermal oxidization at about 1000° C. Thereafter, on an entire substrate surface including an interior of the trench 13, the silicon oxide film (element isolation film) 14 having a thickness of about 400 to 500 nm is deposited by a CVD method.
Thereafter, the silicon nitride film 12 is used as a stopper to polish the silicon oxide film 14 by a CMP (Chemical Mechanical Polishing) method. Further, an upper portion of the silicon oxide film 14 is removed by wet etching by fluorinated acid, and the silicon nitride film 12 is then removed by wet etching by hot phosphoric acid at 160° C. At this time, as shown in FIG. 8A, an etching amount of the silicon oxide film 14 is so controlled that a top surface of the silicon oxide film 14 is located higher than that of the silicon substrate 10 and a shouldered portion 14 s approximately vertical to the silicon substrate 10 is provided. Preferably, a step of the shouldered portion 14 s is about 30 nm.
As described above, the STI formed of the silicon oxide film 14 and a plurality of active regions 10 a are completed.
Next, as shown in FIGS. 9A, 9B, and 9C, a mask pattern for a gate trench is formed. In the formation of the mask pattern, a silicon nitride film 15, having a thickness of about 100 to 120 nm, which serves as a hard mask at a time of forming the gate trench 16 is formed on an entire substrate surface. This is followed by using a photoresist (not shown) to pattern the silicon nitride film 15 by dry etching so that an opening is formed on a region on which the gate trench 16 is to be formed. Thereby, the silicon nitride film 15 results in a mask layer including on the active region 10 a an opening 15 a corresponding to the width of the gate trench. Preferably, the dry etching of the silicon nitride film 15 is performed under a condition that anisotropic dry etching by a mixture gas containing CF4, CHF3 or the like is used, and an etching rate ratio to the silicon oxide films 11 and 14 is larger than eight.
As shown in FIGS. 10A, 10B, and 10C, the silicon nitride film 15 is then used as a mask and a gate trench 16 having a depth of about 120 to 140 nm is formed. In the formation of the gate trench 16, at first, a pad oxide film 11 is removed by dry etching. This dry etching is also called breakthrough etching. For etching gas, a mixture gas containing, for example, CF4, CHF2, and Ar can be used. The etching is then switched to dry etching having a high selection ratio to the silicon nitride film 15 and the silicon oxide film 14, and a silicon nitride film 17 is used as a mask to etch the silicon substrate 10. Preferably, the etching to form the gate trench is performed under a condition that anisotropic dry etching by a mixture gas containing Cl2, HBr, and O2 is used and an etching rate ratio to the silicon oxide film 14 is larger than 15, for example.
The dry etching to form the gate trench 16 has a high selection ratio not only to the silicon nitride film 15 but also to the silicon oxide film 14, which is a material of the STI. Thus, as shown in FIG. 10B, the shouldered portion 14 s of the silicon oxide film 14 functions as a mask, and on both sides of the gate trench 16, one portion of the silicon substrate 10 is not etched to be left thinly. The height of the silicon thin film 10 d that is left thinly is about 25 to 55 nm.
As shown in FIGS. 11A, 11B, and 11C, on an inner wall surface of the gate trench 16, a gate oxide film 17 is formed next. In the formation of the gate oxide film 17, at first, a sacrificial oxide film (not shown) having a thickness of about 10 nm is formed on an inner wall surface of the gate trench 16. By wet etching using hot phosphoric acid, the silicon nitride film 15 is then removed, and by further wet etching using fluorinated acid, the sacrificial oxide film is removed. In this way, in a step after the formation of the gate trench, a damage incurred on the inner wall surface of the gate trench, together with the sacrificial oxide film, is removed, and thus an undamaged clean inner wall surface is reproduced. Thereafter, on the inner wall surface of the gate trench 16, a gate oxide film 17 having a thickness of about 8 nm is formed by thermal oxidization. Thus, the gate oxide film 17 is completed.
As shown in FIGS. 12A, 12B, and 12C, a gate electrode 18 and a cap insulating film 19 are formed. More specifically, at first, on an entire substrate surface including an interior of the gate trench 16, a DOPOS film 18 a having a thickness of about 100 nm is deposited, and on top thereof, as a conductive multilayer film 18 b, a tungsten silicide (WSix) film having a thickness of about 10 nm, a tungsten nitride (WN) film having a thickness of about 5 nm, a tungsten (W) film having a thickness of about 70 nm, and the silicon nitride film 19 having a thickness of about 140 nm are formed in this order. This is followed by linearly patterning of this multilayer film along the gate trench 16. As a result, a trench gate of a memory cell transistor having a portion buried inside the gate trench 16 and a portion protruded from a surface of the silicon substrate 10 is completed.
As shown in FIGS. 13A, 13B, and 13C, the gate electrode 18 and the cap insulating film 19 are then used as a mask and an ion implantation is performed. Thereby, LDD (Lightly Doped Drain) regions 20 and source/drain regions 21 are formed in a center and on both ends in a longitudinal direction of the active region 10 a. In a case of an N channel MOS transistor, an N impurity such as P and As, and in a case of a P channel MOS transistor, a P impurity such as B, BF2, and In are respectively ion-implanted under a predetermined condition.
On a side surface of the gate electrode 18, a side-wall insulating film 22 having a thickness of about 25 nm is formed. Thereafter, an interlayer insulating film 23 formed of a silicon oxide film is formed, and above the source/drain region 21, a cell contact 24 is formed. Thus, a recess-channel cell transistor 200 shown in FIGS. 2A, 2B, and 2C is completed.
Although illustrations for subsequent steps are omitted, a cell capacitor, a wiring or the like are formed according to an ordinary method, and the memory cell of the DRAM is thus completed.
As described above, according to the manufacturing method of the present embodiment, a channel region of an extremely thin SOI structure can be formed within the gate trench, and thus a threshold characteristic of a recess-channel transistor can be improved.
FIG. 14 is a block diagram showing a configuration of a data processing system 300 using the semiconductor device and shows a case that the semiconductor device is a DRAM.
The data processing system 300 shown in FIG. 14 has a configuration such that a data processor 320 and a semiconductor device (DRAM) 330 according to the present embodiment are mutually connected via a system bus 310. Examples of the data processor 320 include, but are not limited to, a microprocessor (MPU) and a digital signal processor (DSP). In FIG. 14, for the sake of simplification, the data processor 320 and the DRAM 330 are connected via the system bus 310. However, these components can be connected by a local bus rather than being connected via the system bus 310.
In FIG. 14, for the sake of simplification, only one set of system bus 310 is shown. However, the system buses 310 can be arranged via a connector or the like in series or in parallel according to need. In the memory-system data processing system shown in FIG. 14, while a storage device 340, an I/O device 350, and a ROM 360 are connected to the system bus 310, these are not necessarily essential constituent elements.
Examples of the storage device 340 include a hard disk drive, an optical disk drive, and a flash memory. Examples of the I/O device 350 include a display device such as a liquid crystal display, and an input device such as a keyboard and a mouse. Regarding the I/O device 350, it is only necessary to provide either one of the input device or the output device. Further, for the sake of simplicity, each constituent element shown in FIG. 14 is shown one each. However, the number is not limited to one, and a plurality of one or two or more constituent elements can be provided.
The present invention is in no way limited to the aforementioned embodiments, but rather various modifications are possible within the scope of the invention as recited in the claims, and naturally these modifications are included within the scope of the invention.
For example, in the present embodiment, an example in which the present invention is applied to the cell transistor of the DRAM is described. However, applications of the present invention are not limited thereto, and the present invention can be applied to another transistor. Further, while the silicon substrate is used as the semiconductor substrate in the embodiment, the present invention is not limited to the silicon substrate, and other semiconductor materials can be used.

Claims (14)

1. A semiconductor device, comprising:
an active region having a source region and a drain region in which a gate trench is formed between the source region and the drain region;
an element isolation region surrounding the active region; and
a gate electrode of which at least one portion is buried in the gate trench,
wherein the gate trench has a first bottom portion relatively far from the element isolation region and a second bottom portion relatively near from the element isolation region, and a curvature radius of the second bottom portion is larger than a curvature radius of the first bottom portion, and
wherein the active region includes a main channel region that is positioned at the second bottom portion of the gate trench, the main channel region has a thin-film structure sandwiched between the gate electrode and the element isolation region.
2. The semiconductor device as claimed in claim 1, wherein the active region further includes a sub-channel region that is positioned at the first bottom portion of the gate trench.
3. The semiconductor device as claimed in claim 2, wherein the main channel region has a lower threshold voltage than that of the sub-channel region.
4. A semiconductor device, comprising:
an active region having a source region and a drain region in which a gate trench is formed between the source region and the drain region;
an element isolation region surrounding the active region; and
a gate electrode of which at least one portion is buried in the gate trench,
wherein the gate trench has a first bottom portion relatively far from the element isolation region and a second bottom portion relatively near from the element isolation region, and a curvature radius of the second bottom portion is larger than a curvature radius of the first bottom portion, and
wherein the second bottom portion of the gate trench has an inversely arched side-wall.
5. The semiconductor device as claimed in claim 1, wherein the element isolation region has a side-wall surface including an upper-portion-side-wall surface approximately vertical to a semiconductor substrate and a lower-portion-side-wall surface having a tapered shape.
6. The semiconductor device as claimed in claim 5, wherein the main channel region is positioned between the gate electrode and the lower-portion-side-wall surface of the element isolation region.
7. A semiconductor device, comprising:
an active region having a source region and a drain region in which a gate trench is formed between the source region and the drain region;
an element isolation region surrounding the active region; and
a gate electrode of which at least one portion is buried in the gate trench,
wherein the gate trench has a first bottom portion relatively far from the element isolation region and a second bottom portion relatively near from the element isolation region, and a curvature radius of the second bottom portion is larger than a curvature radius of the first bottom portion, and
wherein a length of the gate trench within the active region is 40 to 70 nm, and a width of the gate trench is 80 to 90% of the length of the gate trench.
8. A manufacturing method of a semiconductor device comprising:
forming an element isolation region on a semiconductor substrate so as to form a plurality of active regions separated one another by the element isolation region;
forming a gate trench intersecting the active regions by etching the active regions so that a bottom of the gate trench has a first bottom portion relatively far from the element isolation region and a second bottom portion relatively near from the element isolation region and so that a curvature radius of the second bottom portion is larger than a curvature radius of the first bottom portion;
forming a gate oxide film on an inner wall surface of the gate trench; and
embedding a gate electrode inside the gate trench formed therein with the gate oxide film.
9. The manufacturing method of a semiconductor device as claimed in claim 8, wherein the step of forming the gate trench is performed by etching the active regions so that a main channel region positioned at the second bottom portion of the gate trench is formed, the main channel region having a thin-film structure sandwiched between the gate electrode and the element isolation region.
10. A data processing system having a memory device, a data processor, and a system bus connecting the memory device and the data processor, the memory device comprising:
an active region having a source region and a drain region in which a gate trench is formed between the source region and the drain region;
an element isolation region surrounding the active region; and
a gate electrode of which at least one portion is buried in the gate trench,
wherein the gate trench has a first bottom portion relatively far from the element isolation region and a second bottom portion relatively near from the element isolation region, and a curvature radius of the second bottom portion is larger than a curvature radius of the first bottom portion, and
wherein the active region includes a main channel region that is positioned at the second bottom portion of the gate trench, the main channel region has a thin-film structure sandwiched between the gate electrode and the element isolation region.
11. The semiconductor device as claimed in claim 1, wherein the second bottom portion of the gate trench has an inversely arched side-wall.
12. The semiconductor device as claimed in claim 1, wherein a length of the gate trench within the active region is 40 to 70 nm, and a width of the gate trench is 80 to 90% of the length of the gate trench.
13. A semiconductor device, comprising:
an active region having a source region and a drain region in which a gate trench is formed between the source region and the drain region;
an element isolation region surrounding the active region; and
a gate electrode of which at least one portion is buried in the gate trench,
wherein the gate trench has a first bottom portion relatively far from the element isolation region and a second bottom portion relatively near to the element isolation region, and
wherein a curvature radius of the second bottom portion is larger than a curvature radius of the first bottom portion.
14. A data processing system having a memory device, a data processor, and a system bus connecting the memory device and the data processor, the memory device comprising:
an active region having a source region and a drain region in which a gate trench is formed between the source region and the drain region;
an element isolation region surrounding the active region; and
a gate electrode of which at least one portion is buried in the gate trench,
wherein the gate trench has a first bottom portion relatively far from the element isolation region and a second bottom portion relatively near from the element isolation region, and
wherein a curvature radius of the second bottom portion is larger than a curvature radius of the first bottom portion.
US12/255,817 2007-10-23 2008-10-22 Semiconductor device, manufacturing method thereof, and data processing system Expired - Fee Related US7923773B2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2007275691A JP5538672B2 (en) 2007-10-23 2007-10-23 Semiconductor device, manufacturing method thereof, and data processing system
JP2007-275691 2007-10-23

Publications (2)

Publication Number Publication Date
US20090101971A1 US20090101971A1 (en) 2009-04-23
US7923773B2 true US7923773B2 (en) 2011-04-12

Family

ID=40562602

Family Applications (1)

Application Number Title Priority Date Filing Date
US12/255,817 Expired - Fee Related US7923773B2 (en) 2007-10-23 2008-10-22 Semiconductor device, manufacturing method thereof, and data processing system

Country Status (2)

Country Link
US (1) US7923773B2 (en)
JP (1) JP5538672B2 (en)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2010050133A (en) * 2008-08-19 2010-03-04 Elpida Memory Inc Semiconductor device, and method of manufacturing the same
US8647935B2 (en) * 2010-12-17 2014-02-11 International Business Machines Corporation Buried oxidation for enhanced mobility
KR20130055981A (en) * 2011-11-21 2013-05-29 에스케이하이닉스 주식회사 Method for manufacturing semiconductor device
JP2014022388A (en) * 2012-07-12 2014-02-03 Ps4 Luxco S A R L Semiconductor device and method for manufacturing the same
US10084040B2 (en) * 2015-12-30 2018-09-25 Taiwan Semiconductor Manufacturing Co., Ltd. Seamless gap fill
DE112018003704T5 (en) 2017-07-19 2020-04-09 Globalwafers Japan Co., Ltd. METHOD FOR PRODUCING A THREE-DIMENSIONAL STRUCTURAL BODY, METHOD FOR PRODUCING A VERTICAL TRANSISTOR, WAFER FOR A VERTICAL TRANSISTOR AND SUBSTRATE FOR A VERTICAL TRANSISTOR

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH08274277A (en) 1995-03-31 1996-10-18 Toyota Central Res & Dev Lab Inc Semiconductor memory device and manufacture thereof
US7189617B2 (en) * 2005-04-14 2007-03-13 Infineon Technologies Ag Manufacturing method for a recessed channel array transistor and corresponding recessed channel array transistor

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH06112480A (en) * 1992-09-25 1994-04-22 Kawasaki Steel Corp Semiconductor device and manufacture thereof
KR100539276B1 (en) * 2003-04-02 2005-12-27 삼성전자주식회사 Semiconductor device having a gate line and Method of manufacturing the same
US6844591B1 (en) * 2003-09-17 2005-01-18 Micron Technology, Inc. Method of forming DRAM access transistors
JP2007158269A (en) * 2005-12-08 2007-06-21 Elpida Memory Inc Semiconductor device and its manufacturing method
JP2007194333A (en) * 2006-01-18 2007-08-02 Elpida Memory Inc Method for manufacturing semiconductor device
US7795096B2 (en) * 2006-12-29 2010-09-14 Qimonda Ag Method of forming an integrated circuit with two types of transistors
JP2008171863A (en) * 2007-01-09 2008-07-24 Elpida Memory Inc Method of forming trench gate
JP2008186979A (en) * 2007-01-30 2008-08-14 Elpida Memory Inc Semiconductor device, and manufacturing method thereof
JP2009170857A (en) * 2007-09-28 2009-07-30 Elpida Memory Inc Semiconductor apparatus and method of manufacturing the same

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH08274277A (en) 1995-03-31 1996-10-18 Toyota Central Res & Dev Lab Inc Semiconductor memory device and manufacture thereof
US7189617B2 (en) * 2005-04-14 2007-03-13 Infineon Technologies Ag Manufacturing method for a recessed channel array transistor and corresponding recessed channel array transistor

Also Published As

Publication number Publication date
US20090101971A1 (en) 2009-04-23
JP5538672B2 (en) 2014-07-02
JP2009105227A (en) 2009-05-14

Similar Documents

Publication Publication Date Title
US6780732B2 (en) DRAM access transistor
US7638838B2 (en) Semiconductor device with substantial driving current and decreased junction leakage current
KR100739653B1 (en) Fin field effect transistor and method for forming the same
US7785969B2 (en) Method for forming semiconductor device
US7795670B2 (en) Semiconductor device and method for fabricating the same
US7910989B2 (en) Semiconductor device with increased channel area and decreased leakage current
US20060071299A1 (en) Independently accessed double-gate and tri-gate transistors in same process flow
US8013386B2 (en) Semiconductor device having trench-gate transistor with parallel channel regions in gate trench
US11856752B2 (en) Semiconductor device and method for fabricating the same
US8004048B2 (en) Semiconductor device having a buried gate that can realize a reduction in gate-induced drain leakage (GIDL) and method for manufacturing the same
US7867856B2 (en) Method of manufacturing a semiconductor device having fin-field effect transistor
JP2009049403A (en) Nonvolatile memory device and manufacturing method therefor
US7923773B2 (en) Semiconductor device, manufacturing method thereof, and data processing system
US7692251B2 (en) Transistor for semiconductor device and method of forming the same
US20140327056A1 (en) Semiconductor device having contact plug and method of manufacturing the same
US20120001256A1 (en) Semiconductor device
JP2009009988A (en) Semiconductor device and its fabrication process
US7825464B2 (en) Semiconductor device with recessed active region and gate in a groove
JP4757317B2 (en) Manufacturing method of semiconductor integrated circuit device
JP2014160858A (en) Semiconductor device

Legal Events

Date Code Title Description
AS Assignment

Owner name: ELPIDA MEMORY, INC., JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:KUJIRAI, HIROSHI;REEL/FRAME:021718/0785

Effective date: 20080930

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STCF Information on status: patent grant

Free format text: PATENTED CASE

AS Assignment

Owner name: ELPIDA MEMORY INC., JAPAN

Free format text: SECURITY AGREEMENT;ASSIGNOR:PS4 LUXCO S.A.R.L.;REEL/FRAME:032414/0261

Effective date: 20130726

AS Assignment

Owner name: PS4 LUXCO S.A.R.L., LUXEMBOURG

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:ELPIDA MEMORY, INC.;REEL/FRAME:032896/0209

Effective date: 20130726

FPAY Fee payment

Year of fee payment: 4

AS Assignment

Owner name: PS5 LUXCO S.A.R.L., LUXEMBOURG

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:PS4 LUXCO S.A.R.L.;REEL/FRAME:039818/0506

Effective date: 20130829

Owner name: LONGITUDE SEMICONDUCTOR S.A.R.L., LUXEMBOURG

Free format text: CHANGE OF NAME;ASSIGNOR:PS5 LUXCO S.A.R.L.;REEL/FRAME:039793/0880

Effective date: 20131112

AS Assignment

Owner name: LONGITUDE LICENSING LIMITED, IRELAND

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LONGITUDE SEMICONDUCTOR S.A.R.L.;REEL/FRAME:046865/0667

Effective date: 20180731

FEPP Fee payment procedure

Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

LAPS Lapse for failure to pay maintenance fees

Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20190412