US7880516B2 - Method for noise reduction in a phase locked loop and a device having noise reduction capabilities - Google Patents
Method for noise reduction in a phase locked loop and a device having noise reduction capabilities Download PDFInfo
- Publication number
- US7880516B2 US7880516B2 US11/910,062 US91006205A US7880516B2 US 7880516 B2 US7880516 B2 US 7880516B2 US 91006205 A US91006205 A US 91006205A US 7880516 B2 US7880516 B2 US 7880516B2
- Authority
- US
- United States
- Prior art keywords
- period
- pll
- frequency
- signal
- modulation
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active, expires
Links
- 238000000034 method Methods 0.000 title claims abstract description 40
- 230000009467 reduction Effects 0.000 title description 14
- 238000005259 measurement Methods 0.000 claims abstract description 40
- 230000004044 response Effects 0.000 claims description 12
- 238000001514 detection method Methods 0.000 description 8
- 229920000729 poly(L-lysine) polymer Polymers 0.000 description 8
- 230000000630 rising effect Effects 0.000 description 6
- 238000012360 testing method Methods 0.000 description 6
- 239000003990 capacitor Substances 0.000 description 4
- 230000009191 jumping Effects 0.000 description 4
- 230000000694 effects Effects 0.000 description 3
- 238000009499 grossing Methods 0.000 description 3
- 230000008569 process Effects 0.000 description 2
- 238000011084 recovery Methods 0.000 description 2
- 238000007493 shaping process Methods 0.000 description 2
- 239000007787 solid Substances 0.000 description 2
- 239000000243 solution Substances 0.000 description 2
- 238000012935 Averaging Methods 0.000 description 1
- 230000001413 cellular effect Effects 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 230000000593 degrading effect Effects 0.000 description 1
- 230000003111 delayed effect Effects 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 230000014509 gene expression Effects 0.000 description 1
- 238000002347 injection Methods 0.000 description 1
- 239000007924 injection Substances 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 230000007246 mechanism Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000001629 suppression Effects 0.000 description 1
- 230000001360 synchronised effect Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/089—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
- H03L7/0891—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses the up-down pulses controlling source and sink current generators, e.g. a charge pump
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
- H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
- H03L7/197—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division
- H03L7/1974—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division for fractional frequency division
- H03L7/1976—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division for fractional frequency division using a phase accumulator for controlling the counter or frequency divider
Definitions
- the present invention relates to methods for reducing noise in a phase locked loop (PLL) and a device having noise reduction capabilities.
- PLL phase locked loop
- Fractional-N PLLs are used in many devices. They are usually included in frequency synthesizers, data recovery components, clock recovery components and the like. Many modern telecommunication device, such as radios include fractional-N PLLs.
- FIG. 1 illustrates a prior art fractional-N PLL 10 .
- PLL 10 can generate a synthesized signal S synt that has a synthesized frequency F synt that is a fractional multiple of a reference frequency F ref of a reference signal S ref .
- Each synthesized signal is generated by smoothing (or averaging) a sequence that at least two frequency divided signals that have different frequencies.
- the frequency divider alters the frequency division ratio and outputs a frequency hopping signal S div .
- the loop filter of the PLL averages the frequency hopping sequence to provide the required signal. If, for example, a frequency divider is connected to a K-bit modulator, the sequence includes up to 2 K different frequencies.
- PLL 10 includes a frequency phase detector that in turn includes a phase detector 11 and a charge pump 12 .
- the charge pump 12 is followed by a loop filter 13 that in turn is followed by a voltage controlled oscillator (VCO) 14 .
- VCO voltage controlled oscillator
- the VCO 14 generates the output signal of the PLL 10 which is the synthesized signal S synt 21 .
- a portion of S synt is sent to a feedback loop that includes a frequency divider 15 and a frequency divider modulator 16 .
- a frequency divided signal S div 22 is sent from the frequency divider 15 to the phase detector 11 . This frequency divided signal is also used to clock the frequency divider modulator 16 .
- S div 22 has a frequency of F div .
- F div F synt /N and N is an the frequency division ratio.
- the phase detector 11 receives a stable reference signal S ref 23 having a frequency of F ref , and also receives S div 22 . It outputs one or more phase error signals that represents the phase difference between S div 22 and S ref 23 .
- the charge pump 12 receives error signals from the phase detector 11 and generates current pulses representative of the phase difference.
- the output signal of the charge pump is denoted S cp 24 .
- These current pulses are provided to the loop filter 13 that in turn performs a smoothing operation to provide a control signal S tune 25 to the VCO 14 .
- the synthesized frequency F synt is responsive to the amplitude of S tune 25 .
- the PLL dynamic, and especially the smoothing characteristics of the loop filter 13 average multiple division ratios to provide a required F synt .
- modulators 16 there are various types of modulators 16 , such as multi modulus dividers and the like.
- a very common modulator uses sigma delta techniques to perform noise shaping of the noise introduced by the modulator 16 .
- One prior art sigma delta modulator is described in PCT patent application publication number WO2004/051855A2.
- a typical charge pump 12 includes a current source, a current sink and multiple switches that connect only one of said current source and current sink to the loop filter 13 .
- the current source when connected to the loop filter, can pump up the voltage of the loop filter 13 .
- the current sink when connected to the loop filter 13 , can pump down the voltage of the loop filter 13 .
- a typical prior art phase frequency detector has a dead zone near zero phase difference. Such a detector is not able to properly respond to minor phase differences between S div 22 and S ref 23 . If the phase difference between these signals is small the PLL 10 introduces a jitter to S synt 21 .
- Another solution very suitable for Frac-N PLLs, involves introducing a fixed trickle current to the charge pump 12 .
- the fixed trickle current generates a fixed phase delay between S ref and S div .
- S ref and S div the phase delay between S ref and S div .
- phase difference introduced by the fixed trickle current must be sufficiently long to allow very linear charge-pump response with regard to Frac-N modulation. If the charge pump operates in a non-linear zone (even for a fraction of the frequency hopping sequence) this non-linearity will turn into a low frequency noise, degrading in-band phase noise performance.
- Frequency divider modulator 16 alters the frequency division ratio in synchronization with the pulses of the charge pump.
- the modulation is characterized by a strong digital activity generating noise that potentially couples in PLL sub-blocks. And disturbs the phase comparison process.
- the modulator activity is synchronized with the phase detection, and the generated noise directly affects the charge pump current pulses.
- the necessary linearity relationship between the Frac-N modulation and the charge pump current injection into the loop filter is then broken, and strong low frequency in-band noise arises on the synthesized signal Ssynt.
- components including internal components of the PLL, components that do not belong to the PLL (such as transmitters, modulators, processors, I/O components, and the like) are also clocked by the rising edge or by the failing edge of the reference signal. The operation of such components also disturbs the phase comparison process and adds to the noise of the PLL.
- FIG. 1 illustrates a prior art fractional-N PLL
- FIG. 2 illustrates a device that is connected to testing equipment, according to an embodiment of the invention
- FIG. 3 , FIG. 4 and FIG. 6 illustrate various phase locked loops, according to various embodiments of the invention
- FIG. 5 illustrates an exemplary adjustable delay unit, according to an embodiment of the invention
- FIG. 7 illustrates various phase noises at seven exemplary adjustable delay periods
- FIG. 8 and FIG. 9 illustrate a method for noise reduction, according to an embodiment of the invention.
- FIG. 10 and FIG. 11 illustrate methods for noise reduction, according to various embodiments of the invention.
- VCO voltage controlled oscillator
- ICO current controlled oscillator
- DCO digital controlled oscillator
- the invention provides a device that includes one or more phased locked loop (PLL).
- the device can be a radio, a cellular device, a personal data accessory, a communication receiver and the like.
- PLL phased locked loop
- Such a device include at least one more noisy components such as but not limited to transmitters, core processors, switches, modulators, PLLs and the like.
- a PLL includes a phase detector that performs phase detection within a detection period. Phase detectors that have different configurations can have different detection periods. Some phase detectors are responsive to rising edges of the compared signals, while some phase detectors are responsive to the falling edges of the compares signals.
- a trickle current, as well as a frequency hopping pattern of S div affect the width and the timing of the measurement period.
- the modulation noise can be time shifted outside that period.
- a measurement period is a period during which the phase detector measures the phase difference between two signals. If, for example, the phase detector measures the time difference between the rising edge of a reference signal and between the rising edge of a trailing frequency divided signal that the measurement period starts at the rising edge of the reference signal and ends at the rising edge of the frequency divided signal.
- the trickle current can also be responsive to the timing of noises generated by components that belong to the same device as the PLL but are not a part of the PLL.
- the trickle current can be optimized not only in response to the linearity of the charge pump but also in response to the affect of other noises on the performance of the PLL.
- an adjustable component within one PLL can be adjusted in response to modulation noise periods of other PLLs.
- the modulation can not be totally shifted outside the detection period of the phase detector then it can at least be shifted such as to minimize the overlap between the modulation and the detection periods. These cases can occur if, for example, the aggregate length of the detection period of the phase detector ( ⁇ Tcp) and the modulation noise period ( ⁇ tnoise) exceed the period ( ⁇ tref) of S ref .
- FIG. 2 illustrates a device 20 that is connected to testing equipment 30 , according to an embodiment of the invention.
- Device 20 includes at least one PLL 40 , a control unit 50 , memory 52 , and additional noisy components collectively denoted 54 .
- the control unit 50 is coupled to PLL 40 , to memory 52 and to the noisy components 54 .
- One or more of the noisy components 54 can receive the synthesized signal from the PLL 40 but this is not necessarily so.
- one of the additional noisy components is a second PLL (also denoted 54 ).
- the time shift of the first PLL 40 is adjusted in response to a modulation noise period of the second PLL 54 .
- a time shift introduced between a measurement period of the second PLL 54 and a modulation noise period of the second PLL 54 is responsive to the modulation noise period of the first PLL 40 .
- the testing equipment 30 is able to analyze the synthesized signal S synt 21 of the PLL 40 .
- the testing equipment 30 interacts with control unit 50 such as to adjust an adjustable trickle current source 48 and to set the delay time of an adjustable delay unit 47 of PLL 40 .
- the control unit 50 can set the current source 48 while the testing equipment 30 analyzes S synt in order to detect low frequency noises that indicate that the charge pump 42 of PLL 40 operates in a non-linear zone.
- the control unit 50 sets the adjustable delay unit 47 to provide a certain delay period, the testing equipment 30 analyze S synt to determine the noise characteristics of said signal. Various delay periods can be tested until an optimal delay period is found.
- various noisy components 54 can be activated in order to evaluate their influence on S synt and to determine the best delay period.
- device 20 can operate in various operational modes that are characterized by different noise characteristics. According to an embodiment of the invention the trickle current and delay period that are best fitted to each operational mode are found. When device 20 is activated the control unit 50 (or other component of device 20 ) can provide the PLL with the delay unit and trickle current values that fit the current operational mode of device 20 .
- FIG. 3 illustrate PLL 40 that has noise reduction capabilities, according to an embodiment of the invention.
- PLL 40 differs from prior art PLL 10 by having adjustable delay unit 47 and adjustable trickle current source 48 . They can introduce an adjustable time shift between the modulation period and the measurement period.
- the adjustable current source 48 can have any configuration known in the art. It can, for example, include multiple current sources that are coupled in parallel to each other and can be opened in a selective manner such as to produce a desired current.
- FIG. 3 illustrates a charge pump 11 that includes a current source 61 , a current drain 62 , a first switch 64 , a second switch 65 and an input node 66 .
- the first switch 64 is connected between the current source 61 and the input node 66 .
- the second switch 65 is connected between the current drain 62 and the input node 66 .
- the input node 66 is connected to input node 90 of loop filter 13 .
- the adjustable current source 48 is connected to the input node 66 and provides a trickle current to the loop filter 13 . This trickle current source can either source or sink current into the input node 66 .
- the adjustable delay unit 47 can have any configuration known in the art.
- An exemplary adjustable delay unit 47 is illustrated in FIG. 4 .
- ⁇ ( ⁇ Tcp+K* ⁇ tref) ⁇ Tdelay ⁇ [(K+1)* ⁇ tref] ⁇ tnoise ⁇ whereas K is an integer that usually equals zero, whereas ⁇ Tcp is the length of the detection period of the phase detector, ⁇ tref is the period of the reference signal S ref , and Tdelay is the delay period introduced by the adjustable delay unit 47 .
- adjustable delay unit 47 can be clocked by any signal of PLL 40 , including S synt 21 , or S div 22 or a derivative of these signals.
- PLL 40 includes more than a single adjustable unit.
- adjustable delay unit 47 is clocked by S div while another delay unit (not shown) can be clocked by S synt . Both delay units or just one of them can provide the delay period.
- FIG. 4 illustrates PLL 40 ′, according to another embodiment of the invention.
- PLL 40 ′ includes a phase detector 11 ′.
- the phase detector 11 ′ includes two D flip flops 212 and 214 . Each flip has an input D input for receiving a “1” signal.
- the reference D-flip flop 212 is clocked by S ref 23 and a divided signal reference D-flip flop 214 is clocked by S div 22 . Both D flip flops 212 and 214 have a reset input.
- PLL 40 ′ prevents the charge pump 12 from entering a dead zone by a phase detector 11 ′ that has an internal adjustable delay circuit 217 that forces the phase detector 11 ′ to generate simultaneous Vup and Vdown pulses even when there is no phase difference between S ref 23 and S div 22 .
- the duration of the simultaneous pulses is determined by the delay period introduced by an adjustable delay circuit 217 .
- the adjustable delay circuit 217 includes a OR gate 215 that received the Vup and Vdown control signals generated by a reference D-flip flop 212 and divided signal reference D-flip flop 214 and provides a signal to an adjustable delay circuit 216 that resets the two flip flops 212 and 214 .
- a certain control word is stored in memory 70 and can be sent to the adjustable delay unit 47 once the PLL 40 is activated.
- Loop filter 13 includes an input node 90 and an output node 99 .
- a second resistor R 2 92 is serially connected between the input node 90 and the output node 99 .
- a first resistor R 1 91 and a first capacitor C 1 98 are serially connected to each other between the input node 90 and the ground.
- a second capacitor C 2 97 is connected between the input node 90 and the ground.
- a third capacitor C 3 96 is connected between the output node 99 and the ground.
- FIG. 5 illustrates an exemplary adjustable delay unit 47 according to an embodiment of the invention.
- the adjustable delay unit 47 receives S div 23 as a clock signal, but other signals (including S synt ) can be provided to the adjustable delay unit 47 .
- Adjustable delay unit 47 includes an input inverter 77 that receives S div 23 and introduces a delay of half a cycle to provide a half cycle delayed signal denoted S div — del 25 .
- a first multiplexer 71 receives at one input S div 23 and at another input receives S div — del 25 .
- the first multiplexer 79 selects between these two signal in response to a control bit.
- the selected signal is provided as a clock signal to flip flops 72 - 74 .
- the three flip flops 72 - 74 are serially connected to each other such as to provide a delay path of three clock cycles.
- the output of each flip flop is also connected to a second multiplexer 78 that is capable of selecting between a partial delay path of one delay cycle (by selecting the output of first flip flop 72 ), a partial delay path of two clock cycles (by selecting the output of second flip flop 73 ), or the whole delay path (by selecting the output of the third flip flop 74 ).
- the second multiplexer 78 is controlled by a control word that also determines the delay period.
- the control word can be stored at memory 70 and sent to PLL 30 during an initialization session.
- the selected delay should be long enough to ensure that the modulator is not clocked during the measurement period of the phase detector 11 .
- the delay is conveniently larger than the maximum phase error in locked conditions.
- FIG. 6 illustrates a PLL 40 ′′, according to a further embodiment of the invention.
- PLL 40 ′′ includes an adjustable delay unit 47 that is preceded by a frequency reduction component such as prescaler 49 .
- Prescaler 49 receives S synt and provides a reduced frequency signal S indelay to the adjustable delay unit 47 . This reduced frequency signal allows to introduce a certain delay period while using less logic circuits in comparison to a delay unit that receives a higher frequency signal.
- FIG. 7 illustrates various phase noise at seven exemplary adjustable delay periods.
- C vco is the input capacitance of the VCO and ranges between 80 pF to 100 pF.
- ⁇ tref is the period of the reference signal.
- FIG. 8 and FIG. 9 illustrate method 100 for noise reduction, according to an embodiment of the invention.
- FIG. 8 illustrates stages 110 - 140
- FIG. 9 illustrates stages 150 - 190 .
- Method 100 is implemented during a configuration stage of device 20 .
- Method 100 starts by stage 110 of determining an operational mode of device 20 .
- This stage is optional and can be skipped if the adjustable trickle current and the adjustable delay period are not adjusted per operational mode of the device.
- Method 110 is followed by stage 115 of setting an adjustable trickle current source to provide a certain trickle current. This can be done by sending a control word to the adjustable trickle current source. Stage 115 usually includes setting the adjustable delay period to a certain default value. The trickle current can be positive or negative.
- stages 110 - 140 can be modified such as to check different delay period of this adjustable delay.
- Stage 115 is followed by stage 120 of analyzing the synthesized signal of the PLL in order to determine the linearity of the phase frequency detector over a certain range of frequencies. These frequencies are selected in response to an expected frequency hopping pattern of S div .
- Stage 120 is followed by stage 125 of determining whether to (a) jump to stage 140 that includes defining a certain trickle current as a selected trickle current, or (b) to jump to stage 130 .
- the determination of stage 125 can be responsive to a certain control criterion.
- This control criterion can reflect the amount of previous iterations, the linearity of the phase detector, whether the whole frequency range was tested and the like.
- Stage 130 includes resetting the adjustable trickle current source to provide another trickle current and jumping to 120 .
- stage 140 is followed by stage 150 of resetting the adjustable delay unit to provide a certain delay period that differs from the default delay period.
- Stage 150 is followed by stage 155 of analyzing the synthesized signal of the PLL in order to determine the noise level associated with the certain delay period.
- Stage 155 is followed by query stage 160 of determining whether to (a) jump to stage 165 that includes defining a certain delay period as a selected delay period, or to (b) jump to stage 170 .
- Stage 170 includes resetting the adjustable delay period to provide another delay period and jumping to stage 155 .
- Stage 165 is followed by stage 180 of storing the selected trickle current value and selected delay period in order to provide them during the operation of device 20 .
- Stage 180 can be followed by stage 185 of checking if the selected trickle current and selected delay were determined for each operational mode and if the answer is negative jumping to stage 190 of changing an operational mode of device 20 and jumping to stage 115 .
- trickle current or only the delay period can be defined per operational mode. Accordingly method 100 can be revised in a manner that allows it to skip unnecessary adjustment and analysis iterations.
- FIG. 10 illustrates method 200 for noise reduction in a PLL, according to an embodiment of the invention.
- Method 200 can be preceded by executing method 100 , or at least some stages of method 100 such as to determine the selected trickle current and the selected delay period. It is noted that method 200 can track changes in the operational mode of a device and in response set an adjustable delay unit and an adjustable trickle current source accordingly.
- Method 200 starts by stage 210 of adjusting one or more adjustable components of a PLL in order to introduce a certain time shift between a measurement period and a modulation noise period.
- an adjustable component is an adjustable delay unit, an adjustable trickle current source, and the like.
- the time shift is conveniently introduced in order to reduce the noise level of S synt . It is usually selected such as to escape from the dead zone of the charge pump.
- Stage 210 is followed by stage 220 .
- Stage 220 includes modulating a frequency divider such as to generate a modulation noise within a modulation noise period and to provide a frequency divided signal.
- Stage 220 is followed by stage 225 of introducing a time shift between the modulation noise period and a measurement period.
- Stage 225 is followed by stage 230 . It is noted that stage 230 can precede stage 220 .
- Stage 230 includes measuring, during a measurement period a difference between a reference signal and the frequency divided signal.
- the modulation can include an operation that affects at least one parameter of the frequency division.
- This can be implemented by various modulators, including to sigma delta modulators, adders, integrators, and the like.
- stages 210 - 230 are repeated constantly during the operation of the PLL.
- FIG. 11 illustrates a method 300 for noise reduction, according to an embodiment of the invention.
- Method 300 starts by stage 305 of determining an operational mode of a device that includes a PLL. The determination can be made by a user of the device or by a control unit such as control unit 50 .
- Stage 305 is followed by stage 310 of adjusting at least one adjustable parameter of a PLL in order to introduce a certain time shift between a measurement period and a modulation noise period.
- This adjustable parameter is also responsive to the operational mode of the device.
- stage 310 can include retrieving selected delay period and trickle current from a storage device such as memory 70 and setting an adjustable delay unit and an adjustable trickle current source.
- Stage 310 is followed by stage 220 .
- Stage 220 is followed by stage 225 and then by stage 230 .
- the measurement period and the noise modulation period are time shifted from each other by the time shift that was introduced during stage 310 .
- Stage 230 can be followed by stage 305 . Once the operational mode is changed the setting of the PLL can change accordingly.
- the method can be applied in addition to other noise reduction techniques, such as sigma delta modulation.
- the time shift of at least one PLL can be adjusted in response to noise modulation periods of other PLLs.
- the device include a first and second PLL then stages 210 and 310 of adjusting is responsive to a modulation noise period of the second PLL.
- stages 210 and 310 of adjusting is responsive to a modulation noise period of the second PLL.
- a time shift of the second PLL is responsive to a modulation noise period of the first PLL.
Abstract
Description
Claims (12)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/EP2005/004647 WO2006102925A1 (en) | 2005-03-31 | 2005-03-31 | Method for noise reduction in a phase locked loop and a device having noise reduction capabilities |
Publications (2)
Publication Number | Publication Date |
---|---|
US20080265958A1 US20080265958A1 (en) | 2008-10-30 |
US7880516B2 true US7880516B2 (en) | 2011-02-01 |
Family
ID=34969957
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/910,062 Active 2025-04-12 US7880516B2 (en) | 2005-03-31 | 2005-03-31 | Method for noise reduction in a phase locked loop and a device having noise reduction capabilities |
Country Status (4)
Country | Link |
---|---|
US (1) | US7880516B2 (en) |
EP (1) | EP1867049B1 (en) |
DE (1) | DE602005018114D1 (en) |
WO (1) | WO2006102925A1 (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110057695A1 (en) * | 2009-09-07 | 2011-03-10 | Richwave Technology Corp. | Phase lock loop and control method thereof |
US20110102032A1 (en) * | 2009-10-29 | 2011-05-05 | Stmicroelectronics Design & Application Gmbh | Loop filter |
US8648634B2 (en) | 2012-05-10 | 2014-02-11 | International Business Machines Corporation | Input jitter filter for a phase-locked loop (PLL) |
US10177772B2 (en) | 2016-07-15 | 2019-01-08 | Qualcomm Incorporated | Fractional-N phase locked loop delta sigma modulator noise reduction using charge pump interpolation |
US10707881B1 (en) | 2019-06-13 | 2020-07-07 | Globalfoundries Inc. | Adaptive noise cancellation |
Families Citing this family (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2008166910A (en) * | 2006-12-27 | 2008-07-17 | Matsushita Electric Ind Co Ltd | Clock signal generator and analog/digital converter |
US7778371B2 (en) * | 2007-03-12 | 2010-08-17 | Applied Micro Circuits Corporation | Digitally clock with selectable frequency and duty cycle |
TWI351820B (en) * | 2007-03-27 | 2011-11-01 | Mstar Semiconductor Inc | Clock generator, method for generating clock signa |
US7898353B2 (en) * | 2009-05-15 | 2011-03-01 | Freescale Semiconductor, Inc. | Clock conditioning circuit |
US8354866B2 (en) | 2010-11-25 | 2013-01-15 | Freescale Semiconductor, Inc. | PLL start-up circuit |
US8253458B2 (en) | 2011-01-11 | 2012-08-28 | Freescale Semiconductor, Inc. | Digital phase locked loop with reduced switching noise |
US8373460B2 (en) | 2011-03-28 | 2013-02-12 | Freescale Semiconductor, Inc. | Dual loop phase locked loop with low voltage-controlled oscillator gain |
US8988122B2 (en) | 2011-09-30 | 2015-03-24 | Intel Corporation | Apparatus and method for performing spread-spectrum clock control |
US20150305626A1 (en) * | 2012-12-19 | 2015-10-29 | Koninklijke Philips N.V. | Drive noise tolerant plaque detection |
CN110138487B (en) * | 2018-02-09 | 2024-01-12 | 深圳市英特瑞半导体科技有限公司 | Time noise transfer characteristic measurement method and network node |
CN114374317B (en) * | 2021-12-22 | 2022-08-09 | 广东工业大学 | Voltage fast recovery circuit of high switching frequency charge pump |
Citations (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5907253A (en) | 1997-11-24 | 1999-05-25 | National Semiconductor Corporation | Fractional-N phase-lock loop with delay line loop having self-calibrating fractional delay element |
US6064272A (en) | 1998-07-01 | 2000-05-16 | Conexant Systems, Inc. | Phase interpolated fractional-N frequency synthesizer with on-chip tuning |
US20010036240A1 (en) | 1998-09-03 | 2001-11-01 | Timo Gossmann | Digital PLL (Phase-Locked Loop) frequency synthesizer |
US20030025565A1 (en) | 2001-08-03 | 2003-02-06 | Minoru Takeda | Fractional-N frequency synthesizer and method of operating the same |
US6553089B2 (en) | 2001-03-20 | 2003-04-22 | Gct Semiconductor, Inc. | Fractional-N frequency synthesizer with fractional compensation method |
US6559698B1 (en) * | 1999-10-18 | 2003-05-06 | Nippon Precision Circuits, Inc. | Spread spectrum type clock generating circuit |
US6603360B2 (en) | 2001-03-23 | 2003-08-05 | Samsung Electronics Co., Ltd. | Phase locked loop circuit for a fractional-N frequency synthesizer |
US20040017261A1 (en) | 2002-07-25 | 2004-01-29 | Krishnamurhty Soumyanath | Input jitter attenuation in a phase-locked loop |
WO2004051855A2 (en) | 2002-12-03 | 2004-06-17 | Freescale Semiconductor, Inc. | Arrangement, phase locked loop and method for noise shaping in a phase-locked loop |
EP1434352A1 (en) | 2002-12-23 | 2004-06-30 | STMicroelectronics Belgium N.V. | Delay-compensated fractional-N frequency synthesizer |
US20040198290A1 (en) | 2002-06-12 | 2004-10-07 | Broadcom Corporation, A California Corporation | Linearized fractional-N synthesizer having a current offset charge pump |
US20080129352A1 (en) * | 2006-11-30 | 2008-06-05 | Gang Zhang | Linear phase frequency detector and charge pump for phase-locked loop |
-
2005
- 2005-03-31 US US11/910,062 patent/US7880516B2/en active Active
- 2005-03-31 WO PCT/EP2005/004647 patent/WO2006102925A1/en not_active Application Discontinuation
- 2005-03-31 DE DE602005018114T patent/DE602005018114D1/en active Active
- 2005-03-31 EP EP05749702A patent/EP1867049B1/en active Active
Patent Citations (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5907253A (en) | 1997-11-24 | 1999-05-25 | National Semiconductor Corporation | Fractional-N phase-lock loop with delay line loop having self-calibrating fractional delay element |
US6064272A (en) | 1998-07-01 | 2000-05-16 | Conexant Systems, Inc. | Phase interpolated fractional-N frequency synthesizer with on-chip tuning |
US20010036240A1 (en) | 1998-09-03 | 2001-11-01 | Timo Gossmann | Digital PLL (Phase-Locked Loop) frequency synthesizer |
US6359950B2 (en) * | 1998-09-03 | 2002-03-19 | Infineon Technologies. | Digital PLL (phase-locked loop) frequency synthesizer |
US6559698B1 (en) * | 1999-10-18 | 2003-05-06 | Nippon Precision Circuits, Inc. | Spread spectrum type clock generating circuit |
US6553089B2 (en) | 2001-03-20 | 2003-04-22 | Gct Semiconductor, Inc. | Fractional-N frequency synthesizer with fractional compensation method |
US6603360B2 (en) | 2001-03-23 | 2003-08-05 | Samsung Electronics Co., Ltd. | Phase locked loop circuit for a fractional-N frequency synthesizer |
US20030025565A1 (en) | 2001-08-03 | 2003-02-06 | Minoru Takeda | Fractional-N frequency synthesizer and method of operating the same |
US20040198290A1 (en) | 2002-06-12 | 2004-10-07 | Broadcom Corporation, A California Corporation | Linearized fractional-N synthesizer having a current offset charge pump |
US20040017261A1 (en) | 2002-07-25 | 2004-01-29 | Krishnamurhty Soumyanath | Input jitter attenuation in a phase-locked loop |
WO2004051855A2 (en) | 2002-12-03 | 2004-06-17 | Freescale Semiconductor, Inc. | Arrangement, phase locked loop and method for noise shaping in a phase-locked loop |
EP1434352A1 (en) | 2002-12-23 | 2004-06-30 | STMicroelectronics Belgium N.V. | Delay-compensated fractional-N frequency synthesizer |
US20080129352A1 (en) * | 2006-11-30 | 2008-06-05 | Gang Zhang | Linear phase frequency detector and charge pump for phase-locked loop |
Non-Patent Citations (1)
Title |
---|
Rhee; "TP 12.2 A 1.1GHz CMOS Fractional-N Frequency Synthesizer with a 3b 3rd-Order AE Modulator" 2000 IEEE International Solid-State Circuits Conference. |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110057695A1 (en) * | 2009-09-07 | 2011-03-10 | Richwave Technology Corp. | Phase lock loop and control method thereof |
US8248121B2 (en) * | 2009-09-07 | 2012-08-21 | Richwave Technology Corp. | Phase lock loop and control method thereof |
US20110102032A1 (en) * | 2009-10-29 | 2011-05-05 | Stmicroelectronics Design & Application Gmbh | Loop filter |
US8248123B2 (en) * | 2009-10-29 | 2012-08-21 | Stmicroelectronics Design & Application Gmbh | Loop filter |
US8648634B2 (en) | 2012-05-10 | 2014-02-11 | International Business Machines Corporation | Input jitter filter for a phase-locked loop (PLL) |
US10177772B2 (en) | 2016-07-15 | 2019-01-08 | Qualcomm Incorporated | Fractional-N phase locked loop delta sigma modulator noise reduction using charge pump interpolation |
US10707881B1 (en) | 2019-06-13 | 2020-07-07 | Globalfoundries Inc. | Adaptive noise cancellation |
Also Published As
Publication number | Publication date |
---|---|
DE602005018114D1 (en) | 2010-01-14 |
WO2006102925A1 (en) | 2006-10-05 |
US20080265958A1 (en) | 2008-10-30 |
EP1867049A1 (en) | 2007-12-19 |
EP1867049B1 (en) | 2009-12-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7880516B2 (en) | Method for noise reduction in a phase locked loop and a device having noise reduction capabilities | |
US7986175B2 (en) | Spread spectrum control PLL circuit and its start-up method | |
US7978111B2 (en) | High resolution time-to-digital converter | |
US7522690B2 (en) | Jitter self test | |
US11057040B2 (en) | Phase-locked loop circuit and clock generator including the same | |
US20090135885A1 (en) | Non-linear feedback control loops as spread spectrum clock generator | |
US20110221487A1 (en) | Clock synchroniser | |
JP5837028B2 (en) | System and method for calibrating loop bandwidth of a phase locked loop (PLL) | |
JP4431015B2 (en) | Phase-locked loop circuit | |
US9654120B2 (en) | System and method of determining an oscillator gain | |
US8629700B2 (en) | Capacitive multiplication in a phase locked loop | |
KR101307498B1 (en) | Sigma-delta based phase lock loop | |
KR20210009924A (en) | A Phase-locked loop circuit and a clock generator including a sub-sampling circuit | |
US8760201B1 (en) | Digitally programmed capacitance multiplication with one charge pump | |
EP4352877A1 (en) | Sampling phase-locked loop | |
US20170090426A1 (en) | Time-to-digital system and associated frequency synthesizer | |
KR100707230B1 (en) | CDR Circuit and PLL Circuit | |
US20070252620A1 (en) | Phase offset control phase-frequency detector | |
Chen et al. | A ΔΣ TDC with sub-ps resolution for PLL built-in phase noise measurement | |
KR101327100B1 (en) | Frequency divider, phase locked loop circuit thereof and method for controlling phase locked loop circuit | |
JP2007281895A (en) | Frequency synthesizer | |
WO2007056722A2 (en) | Non-linear feedback control loops as spread spectrum clock generator | |
JP2018503309A (en) | Oscillator calibration |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:BEAULATON, HUGUES;COLOMINES, STEPHANE;GORISSE, PHILIPPE;REEL/FRAME:019895/0435;SIGNING DATES FROM 20070618 TO 20070621 Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:BEAULATON, HUGUES;COLOMINES, STEPHANE;GORISSE, PHILIPPE;SIGNING DATES FROM 20070618 TO 20070621;REEL/FRAME:019895/0435 |
|
AS | Assignment |
Owner name: CITIBANK, N.A., NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:020518/0215 Effective date: 20071025 Owner name: CITIBANK, N.A.,NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:020518/0215 Effective date: 20071025 |
|
AS | Assignment |
Owner name: CITIBANK, N.A.,NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:024085/0001 Effective date: 20100219 Owner name: CITIBANK, N.A., NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:024085/0001 Effective date: 20100219 |
|
AS | Assignment |
Owner name: CITIBANK, N.A., AS COLLATERAL AGENT,NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:024397/0001 Effective date: 20100413 Owner name: CITIBANK, N.A., AS COLLATERAL AGENT, NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:024397/0001 Effective date: 20100413 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: CITIBANK, N.A., AS NOTES COLLATERAL AGENT, NEW YOR Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:030633/0424 Effective date: 20130521 |
|
AS | Assignment |
Owner name: CITIBANK, N.A., AS NOTES COLLATERAL AGENT, NEW YOR Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:031591/0266 Effective date: 20131101 |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
AS | Assignment |
Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS Free format text: PATENT RELEASE;ASSIGNOR:CITIBANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:037356/0143 Effective date: 20151207 Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS Free format text: PATENT RELEASE;ASSIGNOR:CITIBANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:037356/0553 Effective date: 20151207 Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS Free format text: PATENT RELEASE;ASSIGNOR:CITIBANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:037354/0704 Effective date: 20151207 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:037486/0517 Effective date: 20151207 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:037518/0292 Effective date: 20151207 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:038017/0058 Effective date: 20160218 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: SUPPLEMENT TO THE SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:039138/0001 Effective date: 20160525 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12092129 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:039361/0212 Effective date: 20160218 |
|
AS | Assignment |
Owner name: NXP B.V., NETHERLANDS Free format text: PATENT RELEASE;ASSIGNORS:MORGAN STANLEY SENIOR FUNDING, INC., AS GLOBAL COLLATERAL AGENT;MORGAN STANLEY SENIOR FUNDING, INC., AS RCF ADMINISTRATIVE AGENT;MORGAN STANLEY SENIOR FUNDING, INC., AS THE NOTES COLLATERAL AGENT;REEL/FRAME:039428/0845 Effective date: 20160712 |
|
AS | Assignment |
Owner name: VLSI TECHNOLOGY LLC, DELAWARE Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:039490/0701 Effective date: 20160816 |
|
AS | Assignment |
Owner name: VLSI TECHNOLOGY LLC, DELAWARE Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE SIGNATURE PAGE PREVIOUSLY RECORDED AT REEL: 039490 FRAME: 0701. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:040014/0173 Effective date: 20160816 |
|
AS | Assignment |
Owner name: NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC., NETHERLANDS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:040925/0001 Effective date: 20160912 Owner name: NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC., NE Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:040925/0001 Effective date: 20160912 |
|
AS | Assignment |
Owner name: NXP B.V., NETHERLANDS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:040928/0001 Effective date: 20160622 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE PATENTS 8108266 AND 8062324 AND REPLACE THEM WITH 6108266 AND 8060324 PREVIOUSLY RECORDED ON REEL 037518 FRAME 0292. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:041703/0536 Effective date: 20151207 |
|
AS | Assignment |
Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:COLOMINES, STEPHANE;REEL/FRAME:041930/0750 Effective date: 20161209 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12681366 PREVIOUSLY RECORDED ON REEL 039361 FRAME 0212. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:042762/0145 Effective date: 20160218 Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12681366 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:042985/0001 Effective date: 20160218 |
|
AS | Assignment |
Owner name: NXP USA, INC. F/K/A FREESCALE SEMICONDUCTOR, INC., Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:042610/0451 Effective date: 20170502 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552) Year of fee payment: 8 |
|
AS | Assignment |
Owner name: SHENZHEN XINGUODU TECHNOLOGY CO., LTD., CHINA Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE TO CORRECT THE APPLICATION NO. FROM 13,883,290 TO 13,833,290 PREVIOUSLY RECORDED ON REEL 041703 FRAME 0536. ASSIGNOR(S) HEREBY CONFIRMS THE THE ASSIGNMENT AND ASSUMPTION OF SECURITYINTEREST IN PATENTS.;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:048734/0001 Effective date: 20190217 |
|
AS | Assignment |
Owner name: NXP B.V., NETHERLANDS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:050745/0001 Effective date: 20190903 Owner name: NXP B.V., NETHERLANDS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:050744/0097 Effective date: 20190903 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 042985 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:051029/0001 Effective date: 20160218 Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 042762 FRAME 0145. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:051145/0184 Effective date: 20160218 Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 039361 FRAME 0212. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:051029/0387 Effective date: 20160218 Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION12298143 PREVIOUSLY RECORDED ON REEL 039361 FRAME 0212. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:051029/0387 Effective date: 20160218 Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION12298143 PREVIOUSLY RECORDED ON REEL 042985 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:051029/0001 Effective date: 20160218 Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:051030/0001 Effective date: 20160218 Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION12298143 PREVIOUSLY RECORDED ON REEL 042762 FRAME 0145. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:051145/0184 Effective date: 20160218 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 037486 FRAME 0517. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITYINTEREST IN PATENTS;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:053547/0421 Effective date: 20151207 |
|
AS | Assignment |
Owner name: NXP B.V., NETHERLANDS Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVEAPPLICATION 11759915 AND REPLACE IT WITH APPLICATION11759935 PREVIOUSLY RECORDED ON REEL 040928 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITYINTEREST;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:052915/0001 Effective date: 20160622 |
|
AS | Assignment |
Owner name: NXP, B.V. F/K/A FREESCALE SEMICONDUCTOR, INC., NETHERLANDS Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVEAPPLICATION 11759915 AND REPLACE IT WITH APPLICATION11759935 PREVIOUSLY RECORDED ON REEL 040925 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITYINTEREST;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:052917/0001 Effective date: 20160912 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 12 |