US7802036B2 - Serial communication system using an I2C bus as a serial bus - Google Patents
Serial communication system using an I2C bus as a serial bus Download PDFInfo
- Publication number
- US7802036B2 US7802036B2 US12/011,586 US1158608A US7802036B2 US 7802036 B2 US7802036 B2 US 7802036B2 US 1158608 A US1158608 A US 1158608A US 7802036 B2 US7802036 B2 US 7802036B2
- Authority
- US
- United States
- Prior art keywords
- slaves
- master
- control
- serial communication
- serial
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related, expires
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4282—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
- G06F13/4295—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus using an embedded synchronisation
Definitions
- the present invention relates to a serial communication system between a master and a slave, and more particularly relates to a serial communication system which uses an I2C bus as a serial bus.
- I2C bus is an abbreviation for Inter-IC bus, also called an IIC bus or an I2C bus, and refers to a serial bus in which two signal lines, carrying a serial clock and serial data, connect a plurality of devices, to perform serial data transfer between a master (a managing device) and a slave (a managed device).
- the master when starting communication the master must first acquire the right-to-use for the bus. Then, the master issues start conditions, and then issues the slave address to specify the slave.
- an advantage of some aspects of the invention is the provision of a serial communication system in which, by means of a command issued from a master to a plurality of slaves by means of serial communication, a plurality of slaves can be simultaneously controlled.
- a serial communication system comprises: a master; a plurality of slaves; and a serial communication bus connecting the master and the plurality of slaves.
- the master is configured so as to perform peer-to-peer control, via the serial communication bus, of the plurality of slaves.
- Each of the plurality of slaves has: an I/O portion for controlling communication with the master; a control portion for controlling a driving portion of the slave; and a register portion.
- the register portion comprises a control program for the driving portion.
- the control program comprises a plurality of functions, and the register portion stores control information to which are allocated all or a portion of the plurality of functions corresponding to all or to a portion of the plurality of program steps.
- the master issues a command specifying the program step to each of the slaves, each of the slaves receiving the command via the serial communication bus, and each of the control programs of the plurality of slaves determines a program step specified by the command based on the received command, and the slaves simultaneously execute the function relevant to the relevant program step based on the control information.
- control program stored in the register has a plurality of program steps divided each other, and functions executed based on the commands are defined for the program steps; and the serial communication system is characterized in that the master issues specifications to the slaves, via serial communication, of the plurality of steps, and by simultaneous execution by each of the slaves of the specified program steps, the master simultaneously controls the plurality of slaves.
- a serial communication system can be provided which enables simultaneous control of a plurality of slaves through commands issued from a master to the plurality of slaves by means of serial communication.
- FIG. 1 is a block diagram of a first aspect of a serial communication system of this invention
- FIG. 2 is a serial communication timing chart for a normal I2C bus format
- FIG. 3 is a modified example of FIG. 1 ;
- FIG. 4 is a block diagram showing the first aspect of a slave
- FIG. 5 is a table used to explain the first aspect of control operation of a plurality of slaves
- FIG. 6 is a flowchart showing slave operation in the first aspect
- FIG. 7 is a timing chart between master and slave in the first aspect
- FIG. 8 is a block diagram of a second aspect of a slave
- FIG. 9 is a table showing simultaneous control between a plurality of slaves, in the second aspect.
- FIG. 10 is a flowchart explaining this control operation
- FIG. 11 is another flowchart explaining this control operation
- FIG. 12 is a timing chart explaining the format between master and slaves, in the second aspect
- FIG. 13 is a timing chart explaining in more detail the timing chart of FIG. 12 ;
- FIG. 14 is an embodiment applying a serial communication system of this invention to a robot.
- FIG. 1 is a block diagram of a serial communication system of the invention.
- Communication lines between a plurality of devices are for example configured using an I2C bus.
- This I2C bus is formed from two signal lines, which are a serial clock line and a serial data line.
- a plurality of slaves (devices) 11 are connected to the serial communication line 16 . Power is supplied to each of the devices by a common power line 14 .
- a switch 12 which provides an ID is provided for each device.
- the symbol 10 denotes the managing device (master). Each of the devices is a managed device which is managed by the managing device 10 , and is equivalent to a slave on the I2C bus.
- FIG. 2 is a timing diagram of the communication method for an I2C bus connecting devices through serial communication.
- Communication is realized in synchronization with a serial clock (SCL).
- the managing device master
- the managing device outputs SCL and controls the communicating devices (slaves).
- Interface signals between devices are driven using open drain output, in order to connect the outputs of a plurality of devices; the devices output low level, and high level is supplied using pull-up resistances.
- Communication is performed synchronized to the clock SCL. Normally the master outputs SCL, and communication is performed by having the transmitting device modify the serial data during the intervals in which SCL is low level and hold the data during the intervals in which SCL is high level.
- the serial data line is used for data transfer in synchronization with SCL. Data can be transmitted from either the master or a slave.
- SCL serial data
- SDA serial data
- SCL is in the high state, if SDA changes, the change acts as a control signal such as a start condition (ST) or stop condition (ED).
- the master When the master starts communication, initially the bus right-to-use must be acquired. Hence the master issues the start condition. This is accomplished, in the state in which SLC is high level, by dropping SDA to low level. In succession to the start condition, the master outputs a seven-bit slave address, and one bit indicating the transfer direction, for a total of eight bits, to specify the slave.
- Data transfer is performed in eight bit units.
- the device receiving data returns an acknowledge signal.
- the slave upon receiving data the slave returns an acknowledge signal (ACK) to the master.
- ACK acknowledge signal
- the master When the master receives data, by not returning an acknowledge signal for the final received data, the master notifies the slave of the end of communication. Because no acknowledge signal is received, the slave judges that communication has ended, halts subsequent communication, and sets SDA to high level.
- FIG. 1 serial communication between the managing device (master) 10 and each of the managed devices (slaves) employs an interface based on the 12C communication shown in FIG. 2 .
- FIG. 3 is a modified example of FIG. 1 , showing an example of a configuration employing the communication line and power line of FIG. 1 in the form of a power line modem 16 .
- FIG. 4 is a block diagram of each of the slaves. As stated above, interface signals between master and slaves are driven by open-drain output. That is, the collector output of the transistors 42 is output to the buffer 40 without modification.
- Each device has an I/O portion 44 , command control portion 46 , simultaneous control counter portion 48 , register portion 50 , and control portion 52 .
- the I/O portion 44 controls I/O between the slave and the master.
- the command control portion 46 recognizes and analyzes IDs issued from an ID switch as well as commands based on various signals formed from combinations of the SCL and SDA, and controls the register portion 50 based on the counter value in the simultaneous control counter portion 48 .
- a control program for the control portion 52 is stored in the register portion 50 ; the register portion receives control from the command control portion 46 and enables access by the control program of the control portion 52 . Based on the control program, the control portion 52 realizes a plurality of functions of this program.
- the control portion 52 is for example a driving circuit which controls an actuator of the device. If the device is a motor, then the control portion 52 is the driver circuit for the motor.
- Operation of the device consists of 1:1 control between master and slave (peer-to-peer communication), similarly to I2C bus designs of the related art, and the simultaneous multiple control of this invention between master and a plurality of slaves.
- the command control portion 46 recognizes commands to distinguish between peer-to-peer communication and simultaneous multiple control, and causes execution of the respective types of control.
- FIG. 5 is a table used to explain simultaneous multiple control.
- device IDs are the IDs of slaves, and correspond to the slave address.
- a simultaneous control program step is recognized by the simultaneous control counter portion 48 .
- the simultaneous control counter portion 48 cumulatively counts the number of program steps based on the combination of SDA and SCL. The combination of SDA and SCL is explained below.
- the slave with device ID “1” executes the operation of a function 11 in the stage of program step 0 .
- functions are accomplished by the control portion 52 .
- the control program stored in the register portion 50 realizes the various functions shown in FIG. 5 .
- the details of the control program and functions differ according to the operations to be realized by each device.
- the slave with device ID “1” executes the function 12 in the stage of program step 2 , without executing a function in the stage of program step 1 .
- those for which definition is not made are showed with “ ⁇ ”.
- FIG. 5 shows that, in the stage of program step “ 1 ”, device 1 does not execute a function, but device 2 executes function 22 , device 3 executes function 31 , and device M executes function M 1 , and that these functions are effectively performed simultaneously by the plurality of slaves.
- a plurality of slaves are controlled simultaneously in, for example, cases such as when performing integrated control of an entire robot through simultaneous control by a controller of each of the actuators of the robot.
- the correspondence relation between a plurality of program step stages and the corresponding functions is programmed in the register portions 50 of each slave.
- the register portion 50 receives a control from the command control portion 46 , and causes execution by the control portion 52 of functions stipulated by the program step stages.
- the managing device When setting conditions for simultaneous control of a plurality of slaves, the managing device accesses the register portion 50 of each slave by performing peer-to-peer communication in order, and sets in the register portion 50 a program (data) to determine simultaneous control conditions.
- FIG. 7 is an SDA and SCL timing chart to realize the control method of FIG. 5 .
- ST is the start condition
- ED is the stop condition.
- FIG. 7 defines the start of control in FIG. 5 and the number of program steps when a stop condition is formed following a start condition.
- FIG. 2 is a sequence format indicating peer-to-peer communication. If the communication format of FIG. 7 is designed such that, in addition to the I2C bus communication conventions, the master and slave operate based on these conventions, then in addition to the one-to-one communication between master and slave, the master can simultaneously control a plurality of slaves.
- a “subaddress” is an address related to a sub-device within a slave, specified by a slave address. To explain with respect to FIG. 4 , the address of the register portion 50 is the subaddress.
- FIG. 6 is a flowchart showing operation of the simultaneous control program counter when focusing on one certain slave. Upon initially recognizing the ST and ED commands as shown in FIG. 7 , the command control portion 46 of this slave recognizes these as a simultaneous control instruction command.
- the slave command control portion 46 analyzes the command issued from the master via SCL and SDA ( 602 ), and when an ST/ED command is not confirmed (NO), processing ends.
- An ST/ED command is an ST/ED pair, shown in FIG. 7 .
- step 606 when the command control portion recognizes a new ST/ED command, in step 608 the program control portion increments the count value of the program step counter portion by one, and returns to step 602 .
- the program control portion when the program control portion recognizes a simultaneous instruction command issued from the master, until a simultaneous instruction cancellation command, that is, a slave address with initial bit “ 1 ” in FIG. 7 , is received, counting-up of program steps until the maximum value N is executed.
- the plurality of slaves simultaneously executes the control shown in FIG. 5 .
- each of the slaves is not provided with the simultaneous control counter 48 of FIG. 4 .
- each device executes specific program steps through instructions from the master. This operation is explained based on the table of FIG. 9 .
- numerals specified by the symbol a are numerals representing functions (programs) equivalent to program step numbers relevant to a specific slave. For example, the figure indicates that the device with ID 1 executes function 10 in program step 0 , executes function 11 and function 12 in step 1 , and executes function 12 and function 13 in step 2 .
- the master and slaves recognize a flag which, in the first bit of the slave address following a start condition, differentiates peer-to-peer control from simultaneous communication control, as shown in FIG. 12 and FIG. 13 .
- this flag When a slave recognizes this flag as “0”, control is recognized as P2P control, and when the flag is recognized as “1”, simultaneous communication control is recognized.
- a slave recognizes the simultaneous control flag, and then recognizes a program step number sent from the master.
- FIG. 13 shows the manner in which a simultaneous control flag and a program step number following this flag, sent from the master, are sent in succession to a slave.
- the program step number is an arbitrary number sent from the master to the slaves.
- the same signal line can be used to configure both peer-to-peer communication means to access a slave, selected by the master from among a plurality of slaves, for peer-to-peer control, and simultaneous serial communication means to perform access of all slaves for simultaneous control by the master of all of the plurality of slaves.
- FIG. 10 is a flowchart for differentiation by a slave of P2P communication and simultaneous multiple control communication.
- the command control portion of the slave checks whether an ST command has been received in step 1000 ( 1002 ). If an ST command has not been received, processing ends. In the case of an ST command, the first bit of the slave address is checked. If an ST command has not been received, processing ends.
- first bit is “1”
- a plurality of slaves are controlled simultaneously, as shown in FIG. 12 and FIG. 13 ( 1004 ). If the first bit is “0”, then the slave executes peer-to-peer control ( FIG. 2 ) ( 1006 ). Next, when the slave receives an ED command, processing ends ( 1008 ). When an ED command is not received, processing returns to step 1002 .
- FIG. 11 is a flowchart for execution of processing for simultaneous control by the master of a plurality of slaves.
- the command control portion of a slave checks the correspondence relation (see FIG. 9 ) between the step numbers of storage areas in the register portion and functions (devices), and determines whether there is a device (function) equivalent to the step number ( 1102 ). If the result of this judgment is negative, processing ends. If the result of this judgment is positive, in step 1104 the command control portion reads the maximum number of steps, and compares the number of steps acquired by the slave from the master with the maximum number of steps ( 1106 ); if the read-out number of steps is the maximum number of steps, processing ends. If the result of this judgment is positive, the slave executes the function corresponding to the corresponding number of steps ( 1108 ). Through the processing of FIG. 11 , the slave performs the functions of program step numbers specified by the master.
- FIG. 14 illustrates a case in which a serial communication system of the invention is applied to a robot.
- this robot 100 is provided with a base 102 , main shaft 104 , first arm 106 , second arm 108 , head portion 110 , rotating shaft 112 , gripping portion 114 , first motor 120 , second motor 130 , and third motor 140 .
- the managing device (master) 10 of this serial communication system of the invention is provided in the base 102 , and slaves (devices) 11 are provided at each of the first motor 120 , second motor 130 , and third motor 140 , so as to enable driving of the respective motors.
- a serial communication line 16 is distributed from the managing device 10 to each of the slaves 11 .
- a functional block such as in FIG. 4 or FIG. 8 is provided in each of the slaves 11 controlling a motor, and a control program for simultaneous multiple control, relating to driving to be executed at each motor, is stored in the register portions 50 .
- the managing device 10 need not be installed within the robot 100 , and the managing device may be provided outside the robot.
- the first arm 106 is controlled by the first motor 120 so as to rotate through an arbitrary angle relative to the main shaft 104 ; the second arm 108 is controlled by the second motor 130 so as to rotate through an arbitrary angle relative to the first arm 106 .
- the third motor 140 can rotate the rotating shaft 112 through an arbitrary angle, and moreover can cause extension and contraction in the shaft-direction, as well as placing the gripping portion 114 into the gripping state or into the releasing state with arbitrary timing.
- the managing device 10 moves the position of the head portion 110 to an arbitrary position, brings the tip position of the gripping portion 114 into proximity with an arbitrary object, and causes gripping and releasing to perform a task, by executing serial communication for simultaneous multiple control of this invention of each of the slaves 11 controlling the first motor 120 , second motor 130 , and third motor 140 .
- the motors can be made to operate simultaneously in cooperation.
- a serial communication system of this invention can be said to be suitable as a communication system for robots such as that described above, provided with a plurality of movable portions.
- serial communication between master and slaves be based on an I2C bus; but other means of communication are possible.
- a multiplexed program can be executed by a specified plurality of devices; programs which are be interlocked by serial communication can be easily set in a plurality of slaves; and interlocked programs which are made to operate simultaneously with an appliance in the home by means of power line transmission can be easily installed.
- This invention can be applied to robot technology, to appliances employing power line transmission, and to control of a plurality of vehicles using power supply transition.
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Small-Scale Networks (AREA)
Abstract
Description
Claims (10)
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2007026267 | 2007-02-06 | ||
JP2007-026267 | 2007-02-06 | ||
JP2007-286007 | 2007-11-02 | ||
JP2007286007A JP5104222B2 (en) | 2007-02-06 | 2007-11-02 | Serial communication system |
Publications (2)
Publication Number | Publication Date |
---|---|
US20080189459A1 US20080189459A1 (en) | 2008-08-07 |
US7802036B2 true US7802036B2 (en) | 2010-09-21 |
Family
ID=39677143
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/011,586 Expired - Fee Related US7802036B2 (en) | 2007-02-06 | 2008-01-28 | Serial communication system using an I2C bus as a serial bus |
Country Status (1)
Country | Link |
---|---|
US (1) | US7802036B2 (en) |
Cited By (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20140292247A1 (en) * | 2013-03-27 | 2014-10-02 | Allegro Microsystems, Inc. | System and Method for Serial Communication by an Electronic Circuit |
US9003096B2 (en) | 2011-03-16 | 2015-04-07 | Texas Instruments Incorporated | Serial interface |
US9772665B2 (en) | 2012-10-05 | 2017-09-26 | Analog Devices, Inc. | Power switching in a two-wire conductor system |
US9875152B2 (en) | 2011-10-05 | 2018-01-23 | Analog Devices, Inc. | Methods for discovery, configuration, and coordinating data communications between master and slave devices in a communication system |
US9946680B2 (en) | 2012-10-05 | 2018-04-17 | Analog Devices, Inc. | Peripheral device diagnostics and control over a two-wire communication bus |
US10250376B2 (en) | 2016-01-29 | 2019-04-02 | Analog Devices, Inc. | Clock sustain in the absence of a reference clock in a communication system |
US10374583B1 (en) | 2018-04-02 | 2019-08-06 | Analog Devices, Inc. | Dynamic hysteresis circuit |
US10397021B2 (en) | 2016-01-29 | 2019-08-27 | Analog Devices, Inc. | Synchronous slave-to-slave communications |
US10649945B1 (en) | 2018-12-10 | 2020-05-12 | Analog Devices International Unlimited Company | Non-native digital interface support over a two-wire communication bus |
US10856199B2 (en) | 2019-01-04 | 2020-12-01 | Analog Devices, Inc. | Communication systems with auxiliary master and auxiliary call support functionality |
US10872049B2 (en) | 2016-01-29 | 2020-12-22 | Analog Devices, Inc. | GPIO-to-GPIO communication on a multi-node daisy-chained network |
US10884972B2 (en) | 2019-05-08 | 2021-01-05 | Analog Devices, Inc. | Communication systems with serial peripheral interface functionality |
US10931476B2 (en) | 2018-10-29 | 2021-02-23 | Analog Devices Global Unlimited Company | Content protection over synchronous data networks |
US20220156219A1 (en) * | 2011-10-05 | 2022-05-19 | Analog Devices, Inc. | Two-wire communication systems and applications |
US11411607B2 (en) | 2020-01-07 | 2022-08-09 | Analog Devices, Inc. | Audio and lighting control via a communication bus |
US11888498B2 (en) | 2022-01-18 | 2024-01-30 | Analog Devices International Unlimited Company | Elimination of probability of bit errors in successive approximation register (SAR) analog-to-digital converter (ADC) logic |
Families Citing this family (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE602006007778D1 (en) * | 2005-08-31 | 2009-08-27 | St Microelectronics Pvt Ltd | System for accessing multiple data buffers of a device for capturing and processing data |
US7800408B2 (en) * | 2008-09-08 | 2010-09-21 | Microchip Technology Incorporated | High speed transient active pull-up I2C |
US7859307B2 (en) * | 2008-09-08 | 2010-12-28 | Microchip Technology Incorporated | High speed transient active pull-up I2C |
US8122159B2 (en) | 2009-01-16 | 2012-02-21 | Allegro Microsystems, Inc. | Determining addresses of electrical components arranged in a daisy chain |
DE102009026207A1 (en) * | 2009-07-20 | 2011-02-03 | Wincor Nixdorf International Gmbh | Bus system and method for data transmission |
US8461782B2 (en) * | 2009-08-27 | 2013-06-11 | Allegro Microsystems, Llc | Linear or rotational motor driver identification |
WO2011064998A1 (en) | 2009-11-27 | 2011-06-03 | パナソニック株式会社 | Master device, slave device and communication system |
DE102011004363B4 (en) * | 2011-02-18 | 2023-10-05 | Airbus Operations Gmbh | Control device for controlling network participants, method for operating a computer network and computer network |
WO2013077012A1 (en) * | 2011-11-25 | 2013-05-30 | 三菱電機株式会社 | Communication device, communication method, and communication system |
US9172565B2 (en) | 2014-02-18 | 2015-10-27 | Allegro Microsystems, Llc | Signaling between master and slave components using a shared communication node of the master component |
US9634715B2 (en) | 2014-02-18 | 2017-04-25 | Allegro Microsystems, Llc | Signaling between master and slave components using a shared communication node of the master component |
US9787495B2 (en) | 2014-02-18 | 2017-10-10 | Allegro Microsystems, Llc | Signaling between master and slave components using a shared communication node of the master component |
CN106154875B (en) * | 2015-05-27 | 2019-01-01 | 宁夏巨能机器人系统有限公司 | A kind of communication device and its means of communication for articulated robot and host computer |
US10713199B2 (en) * | 2017-06-27 | 2020-07-14 | Qualcomm Incorporated | High bandwidth soundwire master with multiple primary data lanes |
US10747708B2 (en) | 2018-03-08 | 2020-08-18 | Allegro Microsystems, Llc | Communication system between electronic devices |
CN112882400B (en) * | 2021-01-12 | 2022-10-25 | 杭州芯格微电子有限公司 | Driving multiple I's simultaneously 2 Method for C slave device and chip driven by controller simultaneously |
CN112109089B (en) * | 2020-09-18 | 2022-04-15 | 哈尔滨工业大学 | Multi-bus real-time control system of robot |
Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH07200320A (en) | 1993-12-27 | 1995-08-04 | Sony Corp | Time division simultaneous program processor |
JPH0823582A (en) | 1994-07-06 | 1996-01-23 | Nippon Columbia Co Ltd | Bus control system |
JPH1153307A (en) | 1997-08-08 | 1999-02-26 | Mitsubishi Electric Corp | Serial interface bus transmitting and receiving circuit |
JP2000242573A (en) | 1999-02-18 | 2000-09-08 | Internatl Business Mach Corp <Ibm> | Method and device for connecting manufacture test interface to global serial bus including i2c bus |
US6459297B1 (en) * | 1999-09-20 | 2002-10-01 | Ag Communication Systems Corporation | System for programming field programmable devices |
JP2005128747A (en) | 2003-10-23 | 2005-05-19 | Fujitsu Ltd | Integrated circuit device with transmission/reception macro for serial transfer bus |
US20060053420A1 (en) * | 2004-09-08 | 2006-03-09 | Takumi Soga | Program downloading apparatus and method camera system |
US20080046121A1 (en) * | 2006-08-17 | 2008-02-21 | Innovati, Inc. | Developing system of re-configurable modularized robot |
US7401170B2 (en) * | 2005-07-12 | 2008-07-15 | Matsushita Electric Industrial Co., Ltd. | Communication system, and master apparatus and slave apparatus used in the same, and communication method |
US20080215780A1 (en) * | 2005-04-29 | 2008-09-04 | Nxp B.V. | Simultaneous Control Of Multiple I/O Banks In An 12C Slave Device |
-
2008
- 2008-01-28 US US12/011,586 patent/US7802036B2/en not_active Expired - Fee Related
Patent Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH07200320A (en) | 1993-12-27 | 1995-08-04 | Sony Corp | Time division simultaneous program processor |
JPH0823582A (en) | 1994-07-06 | 1996-01-23 | Nippon Columbia Co Ltd | Bus control system |
JPH1153307A (en) | 1997-08-08 | 1999-02-26 | Mitsubishi Electric Corp | Serial interface bus transmitting and receiving circuit |
JP2000242573A (en) | 1999-02-18 | 2000-09-08 | Internatl Business Mach Corp <Ibm> | Method and device for connecting manufacture test interface to global serial bus including i2c bus |
US6459297B1 (en) * | 1999-09-20 | 2002-10-01 | Ag Communication Systems Corporation | System for programming field programmable devices |
JP2005128747A (en) | 2003-10-23 | 2005-05-19 | Fujitsu Ltd | Integrated circuit device with transmission/reception macro for serial transfer bus |
US20060053420A1 (en) * | 2004-09-08 | 2006-03-09 | Takumi Soga | Program downloading apparatus and method camera system |
US20080215780A1 (en) * | 2005-04-29 | 2008-09-04 | Nxp B.V. | Simultaneous Control Of Multiple I/O Banks In An 12C Slave Device |
US7401170B2 (en) * | 2005-07-12 | 2008-07-15 | Matsushita Electric Industrial Co., Ltd. | Communication system, and master apparatus and slave apparatus used in the same, and communication method |
US20080046121A1 (en) * | 2006-08-17 | 2008-02-21 | Innovati, Inc. | Developing system of re-configurable modularized robot |
Cited By (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9003096B2 (en) | 2011-03-16 | 2015-04-07 | Texas Instruments Incorporated | Serial interface |
US9875152B2 (en) | 2011-10-05 | 2018-01-23 | Analog Devices, Inc. | Methods for discovery, configuration, and coordinating data communications between master and slave devices in a communication system |
US9946679B2 (en) | 2011-10-05 | 2018-04-17 | Analog Devices, Inc. | Distributed audio coordination over a two-wire communication bus |
US11874791B2 (en) * | 2011-10-05 | 2024-01-16 | Analog Devices, Inc. | Two-wire communication systems and applications |
US10311010B2 (en) | 2011-10-05 | 2019-06-04 | Analog Devices, Inc. | Two-wire communication systems and applications |
US20220156219A1 (en) * | 2011-10-05 | 2022-05-19 | Analog Devices, Inc. | Two-wire communication systems and applications |
US9772665B2 (en) | 2012-10-05 | 2017-09-26 | Analog Devices, Inc. | Power switching in a two-wire conductor system |
US9946680B2 (en) | 2012-10-05 | 2018-04-17 | Analog Devices, Inc. | Peripheral device diagnostics and control over a two-wire communication bus |
US20140292247A1 (en) * | 2013-03-27 | 2014-10-02 | Allegro Microsystems, Inc. | System and Method for Serial Communication by an Electronic Circuit |
US9300235B2 (en) * | 2013-03-27 | 2016-03-29 | Allegro Microsystems, Llc | System and method for serial communication by an electronic circuit |
US10397021B2 (en) | 2016-01-29 | 2019-08-27 | Analog Devices, Inc. | Synchronous slave-to-slave communications |
US10872049B2 (en) | 2016-01-29 | 2020-12-22 | Analog Devices, Inc. | GPIO-to-GPIO communication on a multi-node daisy-chained network |
US10250376B2 (en) | 2016-01-29 | 2019-04-02 | Analog Devices, Inc. | Clock sustain in the absence of a reference clock in a communication system |
US10374583B1 (en) | 2018-04-02 | 2019-08-06 | Analog Devices, Inc. | Dynamic hysteresis circuit |
US10931476B2 (en) | 2018-10-29 | 2021-02-23 | Analog Devices Global Unlimited Company | Content protection over synchronous data networks |
US10649945B1 (en) | 2018-12-10 | 2020-05-12 | Analog Devices International Unlimited Company | Non-native digital interface support over a two-wire communication bus |
US10856199B2 (en) | 2019-01-04 | 2020-12-01 | Analog Devices, Inc. | Communication systems with auxiliary master and auxiliary call support functionality |
US10884972B2 (en) | 2019-05-08 | 2021-01-05 | Analog Devices, Inc. | Communication systems with serial peripheral interface functionality |
US11411607B2 (en) | 2020-01-07 | 2022-08-09 | Analog Devices, Inc. | Audio and lighting control via a communication bus |
US11888498B2 (en) | 2022-01-18 | 2024-01-30 | Analog Devices International Unlimited Company | Elimination of probability of bit errors in successive approximation register (SAR) analog-to-digital converter (ADC) logic |
Also Published As
Publication number | Publication date |
---|---|
US20080189459A1 (en) | 2008-08-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7802036B2 (en) | Serial communication system using an I2C bus as a serial bus | |
US8667204B2 (en) | Method to differentiate identical devices on a two-wire interface | |
CN106066834B (en) | Bus communication with multi-device message transfer | |
US9940282B2 (en) | Bus serialization for devices without multi-device support | |
US10102177B2 (en) | Serial communication system, communication control unit, and electronic device for finding and assigning unused addresses | |
US20080270654A1 (en) | Bus System for Selectively Controlling a Plurality of Identical Slave Circuits Connected to the Bus and Method Therefore | |
WO2002097635A2 (en) | Method and apparatus for interconnecting wired-and buses | |
JPH1083375A (en) | Scsi system | |
US20140223041A1 (en) | Integrated circuit using i2c bus and control method thereof | |
US20110231589A1 (en) | Arbitrator and arbitrating method applied to system management bus system | |
CN114911743B (en) | SPI slave device, SPI master device and related communication method | |
WO2017201829A1 (en) | Method, device and system for accessing data memory | |
CN104350700A (en) | Clock for serial communication device | |
JP2004088208A (en) | Data transmission system and method therefor | |
CN111352879A (en) | Same-address slave machine expansion circuit and method based on multi-path gating | |
CN113886297A (en) | SPI concurrent communication SE device and method based on DMA | |
JP5104222B2 (en) | Serial communication system | |
US10712732B2 (en) | Slave device, master device, and industrial network system | |
WO2005083577A2 (en) | Integrated circuit with two different bus control units | |
JP4548613B2 (en) | Servo system | |
CN107643989B (en) | Dual-optical-fiber loop redundancy structure communication board card based on PCI bus protocol | |
US6069926A (en) | Communication control system and apparatus | |
KR101082110B1 (en) | Timing controller, apparatus for data sending and receving using timing controller | |
US20100205334A1 (en) | Device wire adapter and communication control method to perform data transfer between wireless USB host and wired USB device | |
US7062593B2 (en) | Circuit system and method for data transmission between LPC devices |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SEIKO EPSON CORPORATION, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TAKEUCHI, KESATOSHI;REEL/FRAME:020493/0838 Effective date: 20071219 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
AS | Assignment |
Owner name: GODO KAISHA IP BRIDGE 1, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SEIKO EPSON CORPORATION;REEL/FRAME:040030/0262 Effective date: 20160907 |
|
FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.) |
|
LAPS | Lapse for failure to pay maintenance fees |
Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20180921 |