US7537941B2 - Variable overlap of dummy shapes for improved rapid thermal anneal uniformity - Google Patents

Variable overlap of dummy shapes for improved rapid thermal anneal uniformity Download PDF

Info

Publication number
US7537941B2
US7537941B2 US11422622 US42262206A US7537941B2 US 7537941 B2 US7537941 B2 US 7537941B2 US 11422622 US11422622 US 11422622 US 42262206 A US42262206 A US 42262206A US 7537941 B2 US7537941 B2 US 7537941B2
Authority
US
Grant status
Grant
Patent type
Prior art keywords
portion
structures
shapes
reflectivity
density
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active, expires
Application number
US11422622
Other versions
US20070287200A1 (en )
Inventor
Brent A. Anderson
Howard S. Landis
Edward J. Nowak
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Grant date

Links

Images

Classifications

    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/26Bombardment with radiation
    • H01L21/263Bombardment with radiation with high-energy radiation
    • H01L21/268Bombardment with radiation with high-energy radiation using electromagnetic radiation, e.g. laser radiation
    • H01L21/2686Bombardment with radiation with high-energy radiation using electromagnetic radiation, e.g. laser radiation using incoherent radiation
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/762Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/76224Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
    • H01L21/76229Concurrent filling of a plurality of trenches having a different trench shape or dimension, e.g. rectangular and V-shaped trenches, wide and narrow trenches, shallow and deep trenches
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/763Polycrystalline semiconductor regions

Abstract

Embodiments of the invention provide a method, structure, service, etc. for variable overlap of dummy shapes for improved rapid thermal anneal uniformity. A method of providing uniform temperatures across a limited region of a wafer during a rapid thermal anneal process comprises determining a first reflectivity in a first portion of the limited region by measuring a density of first structures in the first portion. Next, the method determines a second reflectivity in a second portion of the limited region by measuring a density of second structures in the second portion. Specifically, the first structures comprise diffusion fill shapes and polysilicon conductor fill shapes (non-active dummy structures); and, the second structures comprise active circuit structures.

Description

BACKGROUND

1. Field of the Invention

Embodiments of the invention provide a method, structure, service, etc. for variable overlap of dummy shapes for improved rapid thermal anneal uniformity.

2. Description of the Related Art

Large threshold voltage (Vt) variations are found in 10S and 11S technologies. Detailed analysis shown that the cause is not Across Chip Linewidth Varaition (ACLV); instead traced to large systematic across field Vt variation. Source identified as Rapid Thermal Anneal (RTA).

Advanced semiconductor technologies require relatively sharp and shallow junctions. This forces implant diffusion and activation anneals to use very high temperatures and very short durations. Infrared RTA processes are commonly used apply this sort of spike anneal. Local variations in the reflectivity of the surface of a wafer affect the amount of radiated light absorbed by the wafer, which in turn affects the maximum temperature and the time at temperature. These variations in the local annealing conditions act to degrade the device characteristics, in some cases more severely than ACLV. The infrared (IR) reflectivity of a wafer surface is known to be strongly correlated to the local fraction of the surface not covered by diffusion (also referred to herein as “RX”) or polysilicon (also referred to herein as “PC”) features. Regions not covered by RX or PC are referred to as Shallow Trench Isolation (STI) regions. Although STI density variations occur over many distance ranges, RTA variations are known to operate over fairly large distances, typically 4 mm radius, because of the high thermal conductivity of a standard semiconductor wafer.

Dummy FILL shapes are used in the semiconductor industry to reduce the variation in local density for RX and PC features. These dummy features are primarily used to improve the manufacturing process window for the RX and PC process modules. For RX, the primary yield limiter addressed by RXFILL is Chemical-Mechanical Polish (CMP) planarization. For PC, the primary yield limiter addressed by PCFILL is linewidth variation. Although it would be useful to reduce STI density variations for improved RTA uniformity, normally it would not be possible to affect the STI density without also changing the RX or PC local density, or both.

SUMMARY

Embodiments of the invention provide a method, structure, service, etc. for variable overlap of dummy shapes for improved rapid thermal anneal uniformity. A method of providing uniform temperatures across a limited region of a wafer during a rapid thermal anneal process comprises determining a first reflectivity in a first portion of the limited region by measuring a density of first structures in the first portion. Next, the method determines a second reflectivity in a second portion of the limited region by measuring a density of second structures in the second portion. Specifically, the first structures comprise diffusion fill shapes and polysilicon conductor fill shapes (non-active, non-switching dummy structures); and, the second structures comprise active circuit structures.

The first reflectivity and the second reflectivity are then compared. Following this, the method adjusts an amount of overlap of the first structures in the first portion, adjusts sizes and/or shapes of the first structures, inserts films into the first portion, and/or removes films from the first portion. This balances the first reflectivity of the first portion and the second reflectivity of the second portion, which balances a first temperature of the first portion and a second temperature of the second portion during the rapid thermal anneal process.

More specifically, the adjusting of the amount of overlap of the first structures comprises completely overlapping the first structures, partially overlapping the first structures, and/or adjusting the first structures such that the first structures do not overlap. Further, the adjusting of the amount of overlap of the first structures, the adjusting of the sizes and/or shapes of the first structures, the inserting of the films into the first portion, and/or the removing of the films from the first portion avoids changing a density of the first structures and adjusts an amount of radiated light absorbed by the first portion.

A semiconductor structure of embodiments herein comprises a first portion comprising a first density of first structures and a second portion comprising a second density of second structures. Specifically, the first structures comprise diffusion fill shapes and polysilicon conductor fill shapes; and the second structures comprise active circuit structures.

The first structures have an amount of overlap ranging from completely overlapped, partially overlapped, to not overlapped. The amount of overlap balances the first density and the second density, wherein the first density and the second density balances a temperature across the semiconductor structure during rapid thermal annealing processes. The structure further comprises a density of films in the first portion, wherein the density of films and/or the sizes and/or shapes of the first structures balance the first density and the second density.

Accordingly, excellent correlation is shown between local RTA temperature and exposed STI density. Exposed STI density can be measured and controlled without affecting critical RX and PC density by adjusting the amount of overlap between RX and PC fill shapes. Methods can be used to calculate the reflectance and optimize for each parameter.

These and other aspects of the embodiments of the invention will be better appreciated and understood when considered in conjunction with the following description and the accompanying drawings. It should be understood, however, that the following descriptions, while indicating preferred embodiments of the invention and numerous specific details thereof, are given by way of illustration and not of limitation. Many changes and modifications may be made within the scope of the embodiments of the invention without departing from the spirit thereof, and the embodiments of the invention include all such modifications.

BRIEF DESCRIPTION OF THE DRAWINGS

The embodiments of the invention will be better understood from the following detailed description with reference to the drawings, in which:

FIG. 1 illustrates a semiconductor structure showing completely overlapped diffusion fill shapes and polysilicon conductor fill shapes;

FIG. 2 illustrates a semiconductor structure showing partially overlapped diffusion fill shapes and polysilicon conductor fill shapes;

FIG. 3 illustrates a semiconductor structure showing diffusion fill shapes and polysilicon conductor fill shapes that are not overlapped; and

FIG. 4 is a flow diagram of a method and service for variable overlap of dummy shapes for improved rapid thermal anneal uniformity.

DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS

The embodiments of the invention and the various features and advantageous details thereof are explained more fully with reference to the non-limiting embodiments that are illustrated in the accompanying drawings and detailed in the following description. It should be noted that the features illustrated in the drawings are not necessarily drawn to scale. Descriptions of well-known components and processing techniques are omitted so as to not unnecessarily obscure the embodiments of the invention. The examples used herein are intended merely to facilitate an understanding of ways in which the embodiments of the invention may be practiced and to further enable those of skill in the art to practice the embodiments of the invention. Accordingly, the examples should not be construed as limiting the scope of the embodiments of the invention.

Excellent correlation is shown between local RTA temperature and exposed STI density. Exposed STI density can be measured and controlled without affecting critical RX and PC density by adjusting the amount of overlap between RX and PC fill shapes. Methods can be used to calculate the reflectance and optimize for each parameter.

It is possible to modulate the STI density—without changing either the RX or PC local densities—by using RXFILL and PCFILL shapes that are not fully overlapped in the normal way. In this manner it is possible to vary the STI density with and across a semiconductor design, so as to reduce the long-range (nominally 4 mm) variations that drive RTA variations, without affecting either the RX or the PC local densities.

By utilizing this technique in conjunction with information about the long-range STI densities, design dummy RXFILL and dummy PCFILL shapes that will reduce RTA variations without sacrificing any of the benefits normally provided by dummy shapes on these levels can be automatically generated and placed within a semiconductor. Such a tool could be used to improve the device characteristics of any semiconductor design with no adverse effects.

The following steps can be used to implement the invention described above on any conventional semiconductor design. First, RXFILL and PCFILL shapes are generated in the usual fashion. Next, the resulting STI density is measured over the length scale of interest (e.g., nominally 4 mm radius). Third, for each small region of the design, the generated PCFILL shapes are offset with respect to the generated RXFILL shapes in such a manner that the total STI density variation over the length scale of interest is reduced.

Following this, Mask and Device manufacturing is proceeded in the normal fashion. The best results can be achieved if the size of the adjustment regions in the third step is much smaller than the RTA length scale of interest (nominally 4 mm). This approach is compatible with advanced RXFILL and/or PCFILL methods that use variably-sized dummy fill shapes.

Furthermore, the total reflectivity within a region can also be manipulated by adjusting the size and/or the number of RX and/or RXFILL shapes in that region. And the total reflectivity within a region can also be manipulated by adjusting the size and/or the number of PC and/or PCFILL shapes in that region. In addition, the total reflectivity in a specific region can be manipulated by the presence or absence of other covering films in that region, such as nitride capping films that may be used to block certain implants during the course of the steps that discriminate nFET regions from pFET regions. In addition, the total reflectivity in a region can be adjusted by the use of an ad hoc film or set of films intended solely for this purpose.

FIG. 1-3 illustrate semiconductor structures for variable overlap of dummy shapes for improved rapid thermal anneal uniformity, comprising RX features 100 and PC features 1 10. More specifically, FIG. 1 illustrates RXFILL shapes (i.e., diffusion fill shapes) 105 and PCFILL shapes (i.e., polysilicon conductor fill shapes) 115 that are completely overlapped. Furthermore, FIG. 2 illustrates RXFILL shapes 105 and PCFILL shapes 115 that are partially overlapped; and FIG. 3 illustrates RXFILL shapes 105 and PCFILL shapes 115 that are not overlapped.

Thus, embodiments of the invention provide a method, structure, service, etc. for variable overlap of dummy shapes for improved rapid thermal anneal uniformity. A method of providing uniform temperatures across a limited region of a wafer during a rapid thermal anneal process comprises determining a first reflectivity in a first portion of the limited region by measuring a density of first structures in the first portion. Next, the method determines a second reflectivity in a second portion of the limited region by measuring a density of second structures in the second portion. As described above, local variations in the reflectivity of the surface of a wafer affect the amount of radiated light absorbed by the wafer, which in turn affects the maximum temperature and the time at temperature. These variations in the local annealling conditions act to degrade the device characteristics, in some cases more severely than Across Chip Linewidth Varaition (ACLV).

The first structures comprise non-active dummy structures, and more specifically, diffusion fill shapes (i.e., RXFILL shapes 105) and polysilicon conductor fill shapes (i.e., PCFILL shapes 115). The second structures comprise active circuit structures. As described above, the dummy FILL shapes are used to reduce the variation in local density for RX and PC features. These dummy features are primarily used to improve the manufacturing process window for the RX and PC process modules.

The first reflectivity and the second reflectivity are then compared. As described above, the IR reflectivity of a wafer surface is known to be strongly correlated to the local fraction of the surface not covered by diffusion (RX) or polysilicon (PC) features. Regions not covered by RX or PC are referred to as Shallow Trench Isolation (STI) regions.

Following this, the method adjusts an amount of overlap of the first structures in the first portion, adjusts sizes and/or shapes of the first structures, inserts films into the first portion, and/or removes films from the first portion. This balances the first reflectivity of the first portion and the second reflectivity of the second portion, which balances a first temperature of the first portion and a second temperature of the second portion during the rapid thermal anneal process. As described above, for each small region of the design, the PCFILL shapes are offset with respect to the RXFILL shapes in such a manner that the total STI density variation over the length scale of interest is reduced.

More specifically, as illustrated in FIGS. 1-3, the adjusting of the amount of overlap of the first structures comprises completely overlapping the first structures, partially overlapping the first structures, and/or adjusting the first structures such that the first structures do not overlap. Further, the adjusting of the amount of overlap of the first structures, the adjusting of the sizes and/or shapes of the first structures, the inserting of the films into the first portion, and/or the removing of the films from the first portion avoids changing a density of the first structures and adjusts an amount of radiated light absorbed by the first portion. As described above, in this manner it is possible to vary the STI density with and across a semiconductor design, so as to reduce the long-range (nominally 4 mm) variations that drive RTA variations.

Embodiments herein further provide a semiconductor structure comprising a first portion comprising a first density of first structures and a second portion comprising a second density of second structures. Specifically, the first structures comprise diffusion fill shapes (i.e., RXFILL shapes 105) and polysilicon conductor fill shapes (i.e., PCFILL shapes 115); and, the second structures comprise active circuit structures. As described above, the dummy FILL shapes are used to reduce the variation in local density for RX and PC features. These dummy features are primarily used to improve the manufacturing process window for the RX and PC process modules.

As illustrated in FIGS. 1-3, the first structures have an amount of overlap ranging from completely overlapped, partially overlapped, to not overlapped. The amount of overlap balances the first density and the second density, wherein the first density and the second density balances a temperature across the semiconductor structure during rapid thermal annealing processes. The structure further comprises a density of films in the first portion, wherein the density of films and/or the sizes and/or shapes of the first structures balance the first density and the second density. As described above, the IR reflectivity of a wafer surface is known to be strongly correlated to the local fraction of the surface not covered by diffusion (RX) or polysilicon (PC) features. Moreover, local variations in the reflectivity of the surface of a wafer affect the amount of radiated light absorbed by the wafer, which in turn affects the maximum temperature and the time at temperature.

FIG. 4 illustrates a method and service for variable overlap of dummy shapes for improved rapid thermal anneal uniformity. The method begins in item 400 by determining a first reflectivity in a first portion of a limited region by measuring a density of RXFILL shapes and PCFILL shapes (non-active dummy structures) in the first portion. Next, in item 410, the method determines a second reflectivity in a second portion of the limited region by measuring a density of semiconductor structures (active circuit structures) in the second portion. As described above, local variations in the reflectivity of the surface of a wafer affect the amount of radiated light absorbed by the wafer, which in turn affects the maximum temperature and the time at temperature. These variations in the local annealling conditions act to degrade the device characteristics, in some cases more severely than Across Chip Linewidth Varaition (ACLV).

In item 420, the first reflectivity and the second reflectivity are compared. As described above, the IR reflectivity of a wafer surface is known to be strongly correlated to the local fraction of the surface not covered by diffusion (RX) or polysilicon (PC) features. Regions not covered by RX or PC are referred to as Shallow Trench Isolation (STI) regions. Following this, in item 430, the method balances the first reflectivity of the first portion and the second reflectivity of the second portion to balance a first temperature of the first portion and a second temperature of the second portion during the rapid thermal anneal process.

More specifically, the balancing in item 430 comprises adjusting sizes, shapes and/or an amount of overlap of the RXFILL shapes and PCFILL shapes in the first portion (item 432). This may involve completely overlapping, partially overlapping and/or not overlapping the RXFILL shapes and PCFILL shapes (item 433). As described above, for each small region of the design, the PCFILL shapes are offset with respect to the RXFILL shapes in such a manner that the total STI density variation over the length scale of interest is reduced. The method further comprises inserting and/or removing films in the first portion (item 434). In addition, the method avoids changing a density of the diffusion fill shapes and polysilicon conductor fill shapes in the first portion (item 436) and adjusts an amount of radiated light absorbed by the first portion (item 438). As described above, in this manner it is possible to vary the STI density with and across a semiconductor design, so as to reduce the long-range (nominally 4 mm) variations that drive RTA variations.

Accordingly, excellent correlation is shown between local RTA temperature and exposed STI density. Exposed STI density can be measured and controlled without affecting critical RX and PC density by adjusting the amount of overlap between RX and PC fill shapes. Methods can be used to calculate the reflectance and optimize for each parameter.

The foregoing description of the specific embodiments will so fully reveal the general nature of the invention that others can, by applying current knowledge, readily modify and/or adapt for various applications such specific embodiments without departing from the generic concept, and, therefore, such adaptations and modifications should and are intended to be comprehended within the meaning and range of equivalents of the disclosed embodiments. It is to be understood that the phraseology or terminology employed herein is for the purpose of description and not of limitation. Therefore, while the embodiments of the invention have been described in terms of preferred embodiments, those skilled in the art will recognize that the embodiments of the invention can be practiced with modification within the spirit and scope of the appended claims.

Claims (28)

1. A method of providing uniform temperatures across a region of a wafer during a rapid thermal anneal process, said method comprising:
determining a first reflectivity in a first portion of said region by measuring a density of first structures in said first portion;
determining a second reflectivity in a second portion of said region by measuring a density of second structures in said second portion;
comparing said first reflectivity and said second reflectivity; and
adjusting an amount of overlap of said first structures in said first portion to balance said first reflectivity of said first portion and said second reflectivity of said second portion.
2. The method according to claim 1, wherein said adjusting of said amount of overlap of said first structures comprises at least one of completely overlapping said first structures, partially overlapping said first structures, and adjusting said first structures such that said first structures do not overlap.
3. The method according to claim 1, wherein said adjusting of said amount of overlap of said first structures comprises adjusting an amount of overlap of diffusion fill shapes and polysilicon conductor fill shapes.
4. The method according to claim 1, wherein said second structures comprise active circuit structures, and said first structures comprise non-active dummy structures.
5. The method according to claim 1, wherein said balancing of said first reflectivity of said first portion and said second reflectivity of said second portion balances a first temperature of said first portion and a second temperature of said second portion during said rapid thermal anneal process.
6. The method according to claim 1, wherein said adjusting of said amount of overlap of said first structures avoids changing a density of said first structures in said first portion.
7. The method according to claim 1, wherein said adjusting of said amount of overlap of said first structures adjusts an amount of radiated light absorbed by said first portion.
8. The method according to claim 1, further comprising performing at least one of adjusting sizes of said first structures in said first portion, adjusting shapes of said first structures in said first portion, inserting films into said first portion, and removing films from said first portion to balance said first reflectivity of said first portion and said second reflectivity of said second portion.
9. A method of providing uniform temperatures across a limited region of a wafer during a rapid thermal anneal process, said method comprising:
determining a first reflectivity in a first portion of said limited region by measuring a density of diffusion fill shapes and polysilicon conductor fill shapes in said first portion;
determining a second reflectivity in a second portion of said limited region by measuring a density of semiconductor structures in said second portion;
comparing said first reflectivity and said second reflectivity; and
adjusting an amount of overlap of said diffusion fill shapes and polysilicon conductor fill shapes in said first portion to balance said first reflectivity of said first portion and said second reflectivity of said second portion.
10. The method according to claim 9, wherein said adjusting of said amount of overlap of said diffusion fill shapes and polysilicon conductor fill shapes comprises at least one of completely overlapping said diffusion fill shapes and polysilicon conductor fill shapes, partially overlapping said diffusion fill shapes and polysilicon conductor fill shapes, and adjusting said first structures such that said diffusion fill shapes and polysilicon conductor fill shapes do not overlap.
11. The method according to claim 9, wherein said semiconductor structures comprise active circuit structures, and said diffusion fill shapes and polysilicon conductor fill shapes comprise non-active dummy structures.
12. The method according to claim 9, wherein said balancing of said first reflectivity of said first portion and said second reflectivity of said second portion balances a first temperature of said first portion and a second temperature of said second portion during said rapid thermal anneal process.
13. The method according to claim 9, wherein said adjusting of said amount of overlap of said diffusion fill shapes and polysilicon conductor fill shapes avoids changing a density of said diffusion fill shapes and polysilicon conductor fill shapes in said first portion.
14. The method according to claim 9, wherein said adjusting of said amount of overlap of said diffusion fill shapes and polysilicon conductor fill shapes adjusts an amount of radiated light absorbed by said first portion.
15. The method according to claim 9, further comprising performing at least one of adjusting sizes of at least one of said diffusion fill shapes and said polysilicon conductor fill shapes, adjusting shapes of at least one of said diffusion fill shapes and said polysilicon conductor fill shapes, inserting films into said first portion, and removing films from said first portion to balance said first reflectivity of said first portion and said second reflectivity of said second portion.
16. A method of providing uniform temperatures across a limited region of a wafer during a rapid thermal anneal process, said method comprising:
determining a first reflectivity in a first portion of said limited region by measuring a density of first structures in said first portion, wherein said first structures comprise non-active dummy structures;
determining a second reflectivity in a second portion of said limited region by measuring a density of second structures in said second portion, wherein said second structures comprise active circuit structures;
comparing said first reflectivity and said second reflectivity; and
performing at least one of adjusting an amount of overlap of said first structures in said first portion, adjusting sizes of said first structures in said first portion, adjusting shapes of said first structures in said first portion, inserting films into said first portion, and removing films from said first portion to balance said first reflectivity of said first portion and said second reflectivity of said second portion.
17. The method according to claim 16, wherein said adjusting of said amount of overlap of said first structures comprises adjusting an amount of overlap of diffusion fill shapes and polysilicon conductor fill shapes.
18. The method according to claim 16, wherein said balancing of said first reflectivity of said first portion and said second reflectivity of said second portion balances a first temperature of said first portion and a second temperature of said second portion during said rapid thermal anneal process.
19. The method according to claim 16, wherein said adjusting of said amount of overlap of said first structures, said adjusting of said sizes of said first structures, said adjusting of said shapes of said first structures, said inserting of said films into said first portion, and said removing of said films from said first portion adjusts an amount of radiated light absorbed by said first portion.
20. The method according to claim 16, wherein said adjusting of said amount of overlap of said first structures, said adjusting of said sizes of said first structures, said adjusting of said shapes of said first structures, said inserting of said films into said first portion, and said removing of said films from said first portion avoids changing a density of said first structures in said first portion.
21. A service of providing uniform temperatures across a limited region of a wafer during a rapid thermal anneal process, said service comprising:
determining a first reflectivity in a first portion of said limited region by measuring a density of first structures in said first portion;
determining a second reflectivity in a second portion of said limited region by measuring a density of second structures in said second portion;
comparing said first reflectivity and said second reflectivity; and
adjusting an amount of overlap of said first structures in said first portion to balance said first reflectivity of said first portion and said second reflectivity of said second portion.
22. The service according to claim 21, wherein said adjusting of said amount of overlap of said first structures comprises at least one of completely overlapping said first structures, partially overlapping said first structures, and adjusting said first structures such that said first structures do not overlap.
23. The service according to claim 21, wherein said adjusting of said amount of overlap of said first structures comprises adjusting an amount of overlap of diffusion fill shapes and polysilicon conductor fill shapes.
24. The service according to claim 21, wherein said second structures comprise active circuit structures, and said first structures comprise non-active dummy structures.
25. The service according to claim 21, wherein said balancing of said first reflectivity of said first portion and said second reflectivity of said second portion balances a first temperature of said first portion and a second temperature of said second portion during said rapid thermal anneal process.
26. The service according to claim 21, wherein said adjusting of said amount of overlap of said first structures avoids changing a density of said first structures in said first portion.
27. The service according to claim 21, wherein said adjusting of said amount of overlap of said first structures adjusts an amount of radiated light absorbed by said first portion.
28. The service according to claim 21, further comprising performing at least one of adjusting sizes of said first structures in said first portion, adjusting shapes of said first structures in said first portion, inserting films into said first portion, and removing films from said first portion to balance said first reflectivity of said first portion and said second reflectivity of said second portion.
US11422622 2006-06-07 2006-06-07 Variable overlap of dummy shapes for improved rapid thermal anneal uniformity Active 2027-06-27 US7537941B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US11422622 US7537941B2 (en) 2006-06-07 2006-06-07 Variable overlap of dummy shapes for improved rapid thermal anneal uniformity

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US11422622 US7537941B2 (en) 2006-06-07 2006-06-07 Variable overlap of dummy shapes for improved rapid thermal anneal uniformity
PCT/US2007/070559 WO2007143708A1 (en) 2006-06-07 2007-06-07 Variable overlap of dummy shapes for improved rapid thermal anneal uniformity
CN 200780018975 CN101454870B (en) 2006-06-07 2007-06-07 Variable overlap of dummy shapes for improved rapid thermal anneal uniformity

Publications (2)

Publication Number Publication Date
US20070287200A1 true US20070287200A1 (en) 2007-12-13
US7537941B2 true US7537941B2 (en) 2009-05-26

Family

ID=38801835

Family Applications (1)

Application Number Title Priority Date Filing Date
US11422622 Active 2027-06-27 US7537941B2 (en) 2006-06-07 2006-06-07 Variable overlap of dummy shapes for improved rapid thermal anneal uniformity

Country Status (3)

Country Link
US (1) US7537941B2 (en)
CN (1) CN101454870B (en)
WO (1) WO2007143708A1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8860142B2 (en) * 2008-07-28 2014-10-14 Globalfoundries Singapore Pte. Ltd. Method and apparatus to reduce thermal variations within an integrated circuit die using thermal proximity correction

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20100041220A1 (en) * 2008-08-12 2010-02-18 Advanced Micro Devices, Inc. Methods for uniformly optically annealing regions of a semiconductor substrate
CN102024699B (en) 2009-09-17 2012-08-22 中芯国际集成电路制造(上海)有限公司 Quick thermal annealing method for semiconductor device
CN102033971B (en) 2009-09-29 2012-12-26 中芯国际集成电路制造(上海)有限公司 Design method of circuit patterns and rapid thermal annealing method of semiconductor device
US8618610B2 (en) * 2009-12-31 2013-12-31 Taiwan Semiconductor Manufacturing Company, Ltd. Dummy pattern design for thermal annealing
US8507346B2 (en) 2010-11-18 2013-08-13 International Business Machines Corporation Method of forming a semiconductor device having a cut-way hole to expose a portion of a hardmask layer

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5336641A (en) 1992-03-17 1994-08-09 Aktis Corporation Rapid thermal annealing using thermally conductive overcoat
US5756369A (en) 1996-07-11 1998-05-26 Lsi Logic Corporation Rapid thermal processing using a narrowband infrared source and feedback
US20010040156A1 (en) 1999-09-03 2001-11-15 Sing Pin Tay System for controlling the temperature of a reflective substrate during rapid heating
US20020019148A1 (en) 2000-06-12 2002-02-14 Ultratech Stepper, Inc. Thermally induced reflectivity switch for laser thermal processing
US20030155072A1 (en) * 2002-02-21 2003-08-21 Taiwan Semiconductor Manufacturing Co., Ltd. RTA chamber with in situ reflective index monitor
US20040188801A1 (en) 2003-03-26 2004-09-30 Ehrichs Edward E. High emissivity capacitor structure

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0200301A1 (en) 1985-03-01 1986-11-05 Therma-Wave Inc. Method and apparatus for evaluating surface and subsurface features in a semiconductor
US6534224B2 (en) * 2001-01-30 2003-03-18 Advanced Micro Devices, Inc. Phase shift mask and system and method for making the same

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5336641A (en) 1992-03-17 1994-08-09 Aktis Corporation Rapid thermal annealing using thermally conductive overcoat
US5756369A (en) 1996-07-11 1998-05-26 Lsi Logic Corporation Rapid thermal processing using a narrowband infrared source and feedback
US20010040156A1 (en) 1999-09-03 2001-11-15 Sing Pin Tay System for controlling the temperature of a reflective substrate during rapid heating
US20020019148A1 (en) 2000-06-12 2002-02-14 Ultratech Stepper, Inc. Thermally induced reflectivity switch for laser thermal processing
US20030155072A1 (en) * 2002-02-21 2003-08-21 Taiwan Semiconductor Manufacturing Co., Ltd. RTA chamber with in situ reflective index monitor
US20040188801A1 (en) 2003-03-26 2004-09-30 Ehrichs Edward E. High emissivity capacitor structure

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8860142B2 (en) * 2008-07-28 2014-10-14 Globalfoundries Singapore Pte. Ltd. Method and apparatus to reduce thermal variations within an integrated circuit die using thermal proximity correction

Also Published As

Publication number Publication date Type
WO2007143708A1 (en) 2007-12-13 application
CN101454870B (en) 2013-07-10 grant
US20070287200A1 (en) 2007-12-13 application
CN101454870A (en) 2009-06-10 application

Similar Documents

Publication Publication Date Title
US6630721B1 (en) Polysilicon sidewall with silicide formation to produce high performance MOSFETS
US6656749B1 (en) In-situ monitoring during laser thermal annealing
US7402207B1 (en) Method and apparatus for controlling the thickness of a selective epitaxial growth layer
US6133132A (en) Method for controlling transistor spacer width
US20130178024A1 (en) In Situ Doping and Diffusionless Annealing of Embedded Stressor Regions in PMOS and NMOS Devices
US6368926B1 (en) Method of forming a semiconductor device with source/drain regions having a deep vertical junction
US20060043430A1 (en) Transistor having an asymmetric source/drain and halo implantation region and a method of forming the same
US20140117462A1 (en) Bulk finfet with punchthrough stopper region and method of fabrication
US6479309B1 (en) Method and apparatus for determining process layer conformality
US5986283A (en) Test structure for determining how lithographic patterning of a gate conductor affects transistor properties
US20060240651A1 (en) Methods and apparatus for adjusting ion implant parameters for improved process control
US7122472B2 (en) Method for forming self-aligned dual fully silicided gates in CMOS devices
US20010014495A1 (en) Method for forming super-steep retrograded channel (SSRC) for cmos transistor using rapid laser annealing to reduce thermal budget
US20100025743A1 (en) Transistor with embedded si/ge material having enhanced boron confinement
US6319798B1 (en) Method for reducing lateral dopant gradient in source/drain extension of MOSFET
US6812550B1 (en) Wafer pattern variation of integrated circuit fabrication
US5977561A (en) Elevated source/drain MOSFET with solid phase diffused source/drain extension
US20090098665A1 (en) Methodology of implementing ultra high temperature (uht) anneal in fabricating devices that contain sige
US6828630B2 (en) CMOS device on ultrathin SOI with a deposited raised source/drain, and a method of manufacture
US6475815B1 (en) Method of measuring temperature, method of taking samples for temperature measurement and method for fabricating semiconductor device
US6352870B1 (en) Method of endpointing plasma strip process by measuring wafer temperature
US8298895B1 (en) Selective threshold voltage implants for long channel devices
US7700450B2 (en) Method for forming MOS transistor
US6815235B1 (en) Methods of controlling formation of metal silicide regions, and system for performing same
US8809173B1 (en) Fin field-effect transistors and fabrication method thereof

Legal Events

Date Code Title Description
AS Assignment

Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:ANDERSON, BRENT A.;LANDIS, HOWARD S.;NOWAK, EDWARD J.;REEL/FRAME:017735/0126

Effective date: 20060605

REMI Maintenance fee reminder mailed
FPAY Fee payment

Year of fee payment: 4

SULP Surcharge for late payment
FPAY Fee payment

Year of fee payment: 8