US7454632B2 - Reducing computing system power through idle synchronization - Google Patents
Reducing computing system power through idle synchronization Download PDFInfo
- Publication number
- US7454632B2 US7454632B2 US11/153,950 US15395005A US7454632B2 US 7454632 B2 US7454632 B2 US 7454632B2 US 15395005 A US15395005 A US 15395005A US 7454632 B2 US7454632 B2 US 7454632B2
- Authority
- US
- United States
- Prior art keywords
- processor
- idleness
- schedule
- logic
- idle
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active, expires
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3206—Monitoring of events, devices or parameters that trigger a change in power modality
- G06F1/3228—Monitoring task completion, e.g. by use of idle timers, stop commands or wait commands
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3234—Power saving characterised by the action undertaken
- G06F1/3237—Power saving characterised by the action undertaken by disabling clock generation or distribution
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3234—Power saving characterised by the action undertaken
- G06F1/325—Power saving in peripheral device
- G06F1/3253—Power saving in bus
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3234—Power saving characterised by the action undertaken
- G06F1/325—Power saving in peripheral device
- G06F1/3275—Power saving in memory, e.g. RAM, cache
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3234—Power saving characterised by the action undertaken
- G06F1/3287—Power saving characterised by the action undertaken by switching off individual functional units in the computer system
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Definitions
- Certain embodiments of the present invention generally relate to power management.
- some embodiments relate to synchronizing the idleness of system devices with the idleness of a system processor based on an operating system schedule.
- FIG. 1 is a block diagram of an example of a power management apparatus according to one embodiment of the invention.
- FIG. 2 is a timing diagram of an example of an operating system schedule according to one embodiment of the invention.
- FIG. 3 is a timing diagram of an example of an idleness synchronization scheme according to one embodiment of the invention.
- FIG. 4 is a timing diagram of an example of an idleness exit scheme according to one embodiment of the invention.
- FIG. 5 is a schematic diagram of an example of pre-timing logic according to one embodiment of the invention.
- FIG. 6 is a block diagram of an example of a system according to one embodiment of the invention.
- FIG. 7 is a block diagram of an example of a system according to one embodiment of the invention.
- FIG. 8 is a flowchart of an example of a method of power management according to one embodiment of the invention.
- FIG. 1 shows an apparatus 10 in which power management logic 12 controls the idleness of a processor 14 based on an operating system (OS) schedule 16 .
- the processor 14 which could have a single core or multi-core architecture, may include a reduced instruction set computer (RISC), a pipelined processor, a complex instruction set computer (CISC), and so on.
- RISC reduced instruction set computer
- CISC complex instruction set computer
- the illustrated processor 14 is able to execute program code/instructions such as OS software and can also include instruction fetch units, instruction decoders, execution units, and so on (not shown).
- the apparatus 10 may be implemented using hardware techniques such as complementary metal oxide semiconductor (CMOS) technology, controller firmware, microcode, software techniques, and any combination thereof.
- CMOS complementary metal oxide semiconductor
- the illustrated apparatus 10 also includes synchronization logic 22 to synchronize the idleness of the processor 14 with the idleness of one or more devices 24 .
- the devices 24 may be system buses, memory devices, clock sources, controllers, etc.
- the apparatus 10 can be more aggressive in power saving.
- conducting the synchronization based on the OS schedule 16 which has a relatively high level of granularity, the apparatus 10 is able to achieve greater stability and much more resolution over power management activities.
- the OS schedule 16 can be used to force the processor 14 into and out of an idle state on a relatively fine level of granularity.
- the OS schedule 16 could be implemented as a periodic interrupt that is generated by a timer and is programmed to a value such as 10-15 ms.
- the illustrated processor 14 is in an idle state such as one of the Advanced Configuration and Power Interface (e.g., ACPI Specification, Rev. 3.0, Sep. 2, 2003) C1-C3 states, it is inactive and consumes a relatively low amount of power.
- the OS schedule timer counts down, the timer can generate an interrupt to the processor 14 , where the interrupt may awaken the processor 14 into an active/executing state.
- the active state is referred to as the C0 state.
- the illustrated processor 14 Upon awakening, the illustrated processor 14 begins to execute a workload scheduled by the OS. When the workload is complete, the processor 14 can return to one of the idle states until the next OS schedule timer interrupt is detected.
- the power management logic 12 is able to detect an event such as an OS schedule timer interrupt, place the processor 14 in an active state in response to the event, and remove the processor 14 from the active state if the processor is ready to enter an idle state. This process can be repeated on a periodic basis according to the OS schedule 16 .
- FIG. 2 illustrates an OS schedule 16 in which timer interrupts 18 are issued every 10-15 ms to awaken a processor.
- the processor is placed in an active state and begins to execute a workload scheduled by the OS during active periods 20 .
- the processor can return to an idle state during idle periods 26 until the next OS schedule timer interrupt is detected.
- the processor spends roughly 95% of the OS schedule 16 in the idle states. It has been determined that such can be the case for many usage models. For example, in one mobile workload benchmark, the processor may spend a substantial portion of time simply waiting for user input. It should be noted that under conventional approaches, the remainder of the platform/system may be unnecessarily active during these idle periods 26 . In the illustrated embodiments, the idle periods 26 can be leveraged across the entire platform to achieve greater power savings.
- an active window (AW) 28 and an idle window (IW) 30 are defined in the OS schedule 16 , where the AW 28 is associated with an active state of the processor and the IW 30 is associated with an idle state of the processor. Because the illustrated OS schedule 16 is fixed during a given interval, and the AW 28 is variable based on the workload of the processor, the IW 30 can be calculated/predicted to a great level of certainty for each timer interrupt.
- the IW 30 may be determined based on a timer clock synchronization latency 32 of the processor, where the OS schedule timing functionality uses a timer clock that is separate from the may system clock.
- the processor may need to use the timer clock whenever the processor is ready to enter an idle state because the main system clock may be powered down during the IW 30 . Synchronization with the timer clock may therefore be necessary.
- the illustrated embodiment creates a highly ordered power control environment for the devices 24 . Such an environment can make the system behavior much more deterministic and can enable more aggressive power saving techniques.
- the preventing includes deferring bus transactions, deferring interrupts, suspending memory refresh, turning off power to clock sources and turning off power to system/controller combinatorial logic until the next AW.
- Combinatorial logic elements generally have at least one output channel and one or more input channels, all characterized by discrete states. Thus, at any instant the state of each output channel can be completely determined by the states of the input channels at the same instant. By selectively powering such logic on and off, substantial power savings can be achieved. In the resulting scheme, all devices can work together and sleep together.
- an idleness exit procedure may be initiated during an exit period 34 ( 34 a - 34 c ) near the end of the IW 30 .
- the memory controller may run an exit suspend refresh routine during exit period 34 a in order to prepare the memory for the next AW 28 .
- a phase locked loop (PLL) warm-up routine may be executed during exit period 34 b for any PLLs that have been turned off.
- a power up routine is also conducted during exit period 34 c for any combinatorial logic that may have been turned off during the IW 30 . Because the length of the IW 30 may be linked to the OS 16 , and is therefore known, the idleness exit procedures can be conducted without delaying the next AW 28 .
- FIG. 4 shows one example of an exit procedure scheme in greater detail.
- a dynamic random access memory (DRAM) device can be associated with a suspend refresh exit period 34 a that corresponds to a suspend refresh time “T SR ”.
- a main clock may be associated with a PLL lock exit period 34 b that corresponds to a PLL lock time “T PLL ”.
- Combinatorial logic can be associated with a power on exit time 34 c that corresponds to a power on time “T PO ” and an initialization time “T INIT ”.
- the DRAM, main clock and combinatorial logic can each be prepared for the next active window in the OS schedule 16 .
- a schedule timer 38 for issuing OS schedule events “T SCH# ” and pre-timing logic 36 for initiating idleness exit procedures is shown.
- the illustrated schedule timer 38 includes a timer clock input 40 and a counter 42 that counts down from an initial count value “T SCH ”.
- the schedule timer 38 may be an 8254 timer that generates an IRQ0 interrupt, where the interrupt will awaken the processor from its idle state; however many types of timer logic can be used to perform this function and the embodiments are not limited to an 8254 implementation.
- the timer clock input 40 may receive a clock signal that is separate from a main clock signal that is provided to the processor.
- the timer clock signal is a 14 MHz signal whereas the main clock signal has a higher frequency such as 1 GHz.
- the counter 42 When the counter 42 reaches zero, it can generate the OS schedule event T SCH# , reload the initial count value and start the process over again.
- the OS can change the frequency with which schedule events are issued by changing the initial count value, which may be stored in an appropriate register.
- the OS schedule events can be used to create/determine the active window.
- the OS can change the OS schedule interval, but the interval will remain constant until it is changed again.
- the pre-timing logic can automatically adjust to the OS changing its timer interval by comparing pre-timing logic values to the actual value of a running count value 44 from the OS hardware schedule timer 38 .
- the illustrated pre-timing logic 36 latches the running count value 44 into a plurality of compare modules 46 that compare the running count value 44 to the appropriate exit period value. As the exit period values are reached, the necessary signaling (e.g., T PA# , T SR# , T PLL# ) can be generated by flip-flops 48 , which also use the timer clock input 40 , to initiate the corresponding idleness exit procedures.
- the schedule timer 38 and the pre-timing logic 36 may be centrally located or distributed throughout the platform, depending upon the circumstances.
- FIG. 6 shows a system 50 , wherein the system 50 may be part of a server, desktop personal computer (PC), notebook PC, personal digital assistant (PDA), wireless “smart” phone, and so on.
- the illustrated system 50 has a processor 14 , a graphics memory controller hub (GMCH) 52 and an input/output controller hub (ICH) 54 .
- the illustrated processor 14 communicates with the GMCH 52 , also known as a Northbridge, via a high speed bus 102 such as a common systems interconnect (CSI) point-to-point fabric that can interconnect many of the components in the system 50 .
- the processor 14 could also communicate with the GMCH 52 via a front side bus (FSB).
- a front side bus a front side bus
- the GMCH 52 may communicate with system dynamic random access memory (DRAM) 104 via a memory bus 106 .
- the DRAM 104 modules may be incorporated into a single inline memory module (SIMM), dual inline memory module (DIMM), small outline DIMM (SODIMM), and so on.
- the GMCH 52 may also communicate with the ICH 54 , which may be referred to as a Southbridge, over a hub bus 108 .
- the hub bus 108 is a DMI (Direct Media Interface) bus.
- the hub bus 108 could also include peripheral component interconnect (PCI) bus functionality.
- PCI peripheral component interconnect
- the ICH 54 may also be coupled to input/output (I/O) devices 56 ( 56 a , 56 b ), which may include hard disk drives (HDDs), optical disk drives (ODDs), USB (Universal Serial Bus, e.g., USB Specification 2.0, USB Implementers Forum) buses, flash memory, etc.
- I/O input/output
- HDDs hard disk drives
- ODDs optical disk drives
- USB Universal Serial Bus, e.g., USB Specification 2.0, USB Implementers Forum
- the GMCH 52 includes a clock controller 41 that receives a timer clock signal from a timer clock 43 .
- the ICH 54 may include power management logic 12 , which can use schedule timer 38 ( 38 a , 38 b ) circuitry to control the idleness of the processor 14 based on an OS schedule and the timer clock signal.
- Idleness synchronization logic (ISL) 22 ( 22 a - 22 g ) can be distributed throughout the system 50 , wherein the ISL 22 is able to synchronize the idleness of one or more devices with the idleness of the processor 14 in accordance with an OS schedule-based idle policy 62 .
- the idle policy 62 can enforce idle window rules, where the ISL 22 manages device participation with respect to these rules.
- a processor interface module 60 could include ISL 22 a , where the ISL 22 a may synchronize the idleness of the high speed bus 102 with the idleness of the processor 14 .
- the ISL 22 a could permit transactions on the bus 102 during active windows in the OS schedule and defer transactions on the bus 102 during idle windows in the OS schedule until the next active window.
- hub interface modules 64 , 66 can include ISLs 22 d , 22 e , respectively, where the ISLs 22 d , 22 e can defer transactions on the hub bus 108 during idle windows in the OS schedule. Deferring bus transactions during the idle windows can provide significant power savings.
- a memory controller 68 may include ISL 22 c , which supports activities in the DRAM 104 such as read/write accesses and self refresh during the active window.
- the ISL 22 c can suspend these activities during the idle windows. For example, it has been determined that suspending memory refresh in the DRAM 104 may conserve a substantial amount of power.
- I/O controllers 70 , 72 include ISLs 22 f , 22 g , respectively, for turning off power to power to combinatorial logic (not shown) in the controllers 70 , 72 during the idle windows. As already noted, by selectively powering combinatorial logic on and off, substantial power savings can be achieved.
- a graphics (Gfx) module 58 could include ISL 22 b , where the ISL 22 b may synchronize the idleness of the Gfx module 58 with the idleness of the processor 14 to create a more ordered environment.
- clock logic (not shown) can selectively turn off power to various clock sources to synchronize their idleness with the idleness of the processor 14 .
- the illustrated system 50 also includes pre-timing logic 36 ( 36 a , 36 b ) circuitry to manage the exiting of the various devices from their respective sleep states during the idle windows.
- pre-timing logic 36 36 a , 36 b
- the result can be a highly deterministic solution that provides for unique power saving opportunities.
- active block I/O devices e.g., bus masters
- Conventional bus masters operate anytime, which may lead to the system-level power management problems currently experienced. In one approach, these devices may only be allowed to operate during active windows.
- the behavior of many bus controllers and some devices may have to comply with the idle policy 62 in order to create a highly ordered behavior. Such a result could be difficult to obtain as many of these devices were designed to not operate in this fashion. This compliance requirement, however, can be simplified by observing the system behavior as a whole.
- the system 50 may be observed first that the system 50 is mostly idle, and when executing a moderate workload is also idle (e.g., doing nothing). If the system 50 is idle 90% of the time, and (in general) devices are doing nothing when idle, it may be easier to force block I/O devices to behave in this manner when idle. Roughly 90% of the benefit may be achievable while avoiding 90% of the difficulties associated with block I/O device behavior if idleness synchronization is only used to enhance the behavior of idle systems.
- the idle policy 62 may dynamically determine when the system is active or idle and then switch the platform into a normal or idle behavior.
- the ISL 22 /idle policy 62 may selectively synchronize the idleness of each of the devices with the idleness of the processor 14 based on the overall idleness of the system 50 .
- FIG. 7 shows an alternative system 51 in which a memory controller 69 is included on the same die as a processor 15 .
- bus interface modules 65 , 67 include the ISL 22 d , 22 e , respectively, for selectively deferring bus transactions on a bus 109 to the next active window in order to synchronize the latency of the bus 109 with the latency of the processor 15 .
- the illustrated method 74 may be implemented as logic, for example, using hardware, microcode or any machine-readable medium or article which may store an instruction or a set of instructions that, if executed by a machine (for example, by a multi-processing unit and/or by other suitable machines), cause the machine to perform a method and/or operations in accordance with embodiments of the invention.
- Such hardware may include, for example, complementary metal oxide semiconductor (CMOS) technology-based or transistor-transistor-logic (TTL) technology-based structures.
- CMOS complementary metal oxide semiconductor
- TTL transistor-transistor-logic
- the machine may include, for example, any suitable processing platform, computing platform, computing device, processing device, computing system, processing system, computer, processor, or the like, and may be implemented using any suitable combination of hardware and/or software.
- the machine-readable medium or article may include, for example, any suitable type of memory unit, memory device, memory article, memory medium, storage device, storage article, storage medium and/or storage unit, for example, memory, removable or non-removable media, erasable or non-erasable media, writeable or re-writeable media, digital or analog media, hard disk, floppy disk, Compact Disk Read Only Memory (CD-ROM), Compact Disk Recordable (CD-R), Compact Disk Rewriteable (CD-RW), optical disk, magnetic media, various types of Digital Versatile Disks (DVDs), a tape, a cassette, or the like.
- any suitable type of memory unit for example, any suitable type of memory unit, memory device, memory article, memory medium, storage device, storage article, storage medium and/or storage unit, for example, memory, removable or non-removable media, erasable or non-erasable media, writeable or re-writeable media, digital or analog media, hard disk, floppy disk, Compact Disk Read Only Memory
- the instructions may include any suitable type of code, for example, source code, compiled code, interpreted code, executable code, static code, dynamic code, or the like, and may be implemented using any suitable high-level, low-level, object-oriented, visual, compiled and/or interpreted programming language, e.g., C, C++, Java, BASIC, Pascal, Fortran, Cobol, assembly language, machine code, or the like.
- code for example, source code, compiled code, interpreted code, executable code, static code, dynamic code, or the like
- suitable high-level, low-level, object-oriented, visual, compiled and/or interpreted programming language e.g., C, C++, Java, BASIC, Pascal, Fortran, Cobol, assembly language, machine code, or the like.
- processing block 76 provides for controlling an idleness of a processor based on an OS schedule. Such a process may involve, for example, detecting an OS schedule event, placing the processor in an active state in response to the event, removing the processor from the active state if the processor is ready to enter an idle state, and repeating the detecting, placing and removing on a periodic basis according to the OS schedule.
- Block 78 provides for synchronizing the idleness of at least one device with the idleness of the processor. In one example, such a process can include permitting an activity of the device during an active window in the OS schedule and preventing the activity during an idle window in the OS schedule.
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- Power Sources (AREA)
Abstract
Description
Claims (24)
Priority Applications (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/153,950 US7454632B2 (en) | 2005-06-16 | 2005-06-16 | Reducing computing system power through idle synchronization |
PCT/US2006/023691 WO2006138687A2 (en) | 2005-06-16 | 2006-06-16 | Reducing computing system power through idle synchronization |
CN200680021223XA CN101198923B (en) | 2005-06-16 | 2006-06-16 | Reducing computing system power through idle synchronization |
EP06773463.2A EP1891500B1 (en) | 2005-06-16 | 2006-06-16 | Reducing computing system power through idle synchronization |
TW095121613A TWI330779B (en) | 2005-06-16 | 2006-06-16 | Apparatus and method for reducing computing system power through idle synchronization |
JP2008517197A JP4660591B2 (en) | 2005-06-16 | 2006-06-16 | Reducing computational system power through idle synchronization |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/153,950 US7454632B2 (en) | 2005-06-16 | 2005-06-16 | Reducing computing system power through idle synchronization |
Publications (2)
Publication Number | Publication Date |
---|---|
US20060288240A1 US20060288240A1 (en) | 2006-12-21 |
US7454632B2 true US7454632B2 (en) | 2008-11-18 |
Family
ID=37398643
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/153,950 Active 2026-09-23 US7454632B2 (en) | 2005-06-16 | 2005-06-16 | Reducing computing system power through idle synchronization |
Country Status (6)
Country | Link |
---|---|
US (1) | US7454632B2 (en) |
EP (1) | EP1891500B1 (en) |
JP (1) | JP4660591B2 (en) |
CN (1) | CN101198923B (en) |
TW (1) | TWI330779B (en) |
WO (1) | WO2006138687A2 (en) |
Cited By (116)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090044029A1 (en) * | 2005-09-30 | 2009-02-12 | Kazuhisa Fujimoto | Computer apparatus, storage apparatus, system management apparatus, and hard disk unit power supply controlling method |
US20090150696A1 (en) * | 2007-12-10 | 2009-06-11 | Justin Song | Transitioning a processor package to a low power state |
US20090150695A1 (en) * | 2007-12-10 | 2009-06-11 | Justin Song | Predicting future power level states for processor cores |
US20100287394A1 (en) * | 2009-05-06 | 2010-11-11 | Alexander Branover | North-bridge to south-bridge protocol for placing processor in low power state |
US20110112798A1 (en) * | 2009-11-06 | 2011-05-12 | Alexander Branover | Controlling performance/power by frequency control of the responding node |
US8683240B2 (en) | 2011-06-27 | 2014-03-25 | Intel Corporation | Increasing power efficiency of turbo mode operation in a processor |
US8688883B2 (en) | 2011-09-08 | 2014-04-01 | Intel Corporation | Increasing turbo mode residency of a processor |
US8769316B2 (en) | 2011-09-06 | 2014-07-01 | Intel Corporation | Dynamically allocating a power budget over multiple domains of a processor |
US8799687B2 (en) | 2005-12-30 | 2014-08-05 | Intel Corporation | Method, apparatus, and system for energy efficiency and energy conservation including optimizing C-state selection under variable wakeup rates |
US8832478B2 (en) | 2011-10-27 | 2014-09-09 | Intel Corporation | Enabling a non-core domain to control memory bandwidth in a processor |
US8914650B2 (en) | 2011-09-28 | 2014-12-16 | Intel Corporation | Dynamically adjusting power of non-core processor circuitry including buffer circuitry |
US8943334B2 (en) | 2010-09-23 | 2015-01-27 | Intel Corporation | Providing per core voltage and frequency control |
US8943340B2 (en) | 2011-10-31 | 2015-01-27 | Intel Corporation | Controlling a turbo mode frequency of a processor |
US8954770B2 (en) | 2011-09-28 | 2015-02-10 | Intel Corporation | Controlling temperature of multiple domains of a multi-domain processor using a cross domain margin |
US8959531B2 (en) | 2010-09-23 | 2015-02-17 | Intel Corp | Coordinating device and application break events for platform power saving |
US8972763B2 (en) | 2011-12-05 | 2015-03-03 | Intel Corporation | Method, apparatus, and system for energy efficiency and energy conservation including determining an optimal power state of the apparatus based on residency time of non-core domains in a power saving state |
US8984313B2 (en) | 2012-08-31 | 2015-03-17 | Intel Corporation | Configuring power management functionality in a processor including a plurality of cores by utilizing a register to store a power domain indicator |
US9026815B2 (en) | 2011-10-27 | 2015-05-05 | Intel Corporation | Controlling operating frequency of a core domain via a non-core domain of a multi-domain processor |
US9052901B2 (en) | 2011-12-14 | 2015-06-09 | Intel Corporation | Method, apparatus, and system for energy efficiency and energy conservation including configurable maximum processor current |
US9063727B2 (en) | 2012-08-31 | 2015-06-23 | Intel Corporation | Performing cross-domain thermal control in a processor |
US9069555B2 (en) | 2011-03-21 | 2015-06-30 | Intel Corporation | Managing power consumption in a multi-core processor |
US9074947B2 (en) | 2011-09-28 | 2015-07-07 | Intel Corporation | Estimating temperature of a processor core in a low power state without thermal sensor information |
US9075556B2 (en) | 2012-12-21 | 2015-07-07 | Intel Corporation | Controlling configurable peak performance limits of a processor |
US9081577B2 (en) | 2012-12-28 | 2015-07-14 | Intel Corporation | Independent control of processor core retention states |
US9098261B2 (en) | 2011-12-15 | 2015-08-04 | Intel Corporation | User level control of power management policies |
US9158693B2 (en) | 2011-10-31 | 2015-10-13 | Intel Corporation | Dynamically controlling cache size to maximize energy efficiency |
US9164565B2 (en) | 2012-12-28 | 2015-10-20 | Intel Corporation | Apparatus and method to manage energy usage of a processor |
US9176875B2 (en) | 2012-12-14 | 2015-11-03 | Intel Corporation | Power gating a portion of a cache memory |
US9235252B2 (en) | 2012-12-21 | 2016-01-12 | Intel Corporation | Dynamic balancing of power across a plurality of processor domains according to power policy control bias |
US9239611B2 (en) | 2011-12-05 | 2016-01-19 | Intel Corporation | Method, apparatus, and system for energy efficiency and energy conservation including balancing power among multi-frequency domains of a processor based on efficiency rating scheme |
US9292468B2 (en) | 2012-12-17 | 2016-03-22 | Intel Corporation | Performing frequency coordination in a multiprocessor system based on response timing optimization |
US9292073B2 (en) | 2008-12-31 | 2016-03-22 | Intel Corporation | Power management using relative energy break-even time |
US9323525B2 (en) | 2014-02-26 | 2016-04-26 | Intel Corporation | Monitoring vector lane duty cycle for dynamic optimization |
US9323316B2 (en) | 2012-03-13 | 2016-04-26 | Intel Corporation | Dynamically controlling interconnect frequency in a processor |
US9335804B2 (en) | 2012-09-17 | 2016-05-10 | Intel Corporation | Distributing power to heterogeneous compute elements of a processor |
US9335803B2 (en) | 2013-02-15 | 2016-05-10 | Intel Corporation | Calculating a dynamically changeable maximum operating voltage value for a processor based on a different polynomial equation using a set of coefficient values and a number of current active cores |
US9348401B2 (en) | 2013-06-25 | 2016-05-24 | Intel Corporation | Mapping a performance request to an operating frequency in a processor |
US9348407B2 (en) | 2013-06-27 | 2016-05-24 | Intel Corporation | Method and apparatus for atomic frequency and voltage changes |
US9354689B2 (en) | 2012-03-13 | 2016-05-31 | Intel Corporation | Providing energy efficient turbo operation of a processor |
US20160162421A1 (en) * | 2013-08-07 | 2016-06-09 | Xuhong Xiong | Ltr/obff design scheme for ethernet adapter application |
US9367114B2 (en) | 2013-03-11 | 2016-06-14 | Intel Corporation | Controlling operating voltage of a processor |
US9372524B2 (en) | 2011-12-15 | 2016-06-21 | Intel Corporation | Dynamically modifying a power/performance tradeoff based on processor utilization |
US9377841B2 (en) | 2013-05-08 | 2016-06-28 | Intel Corporation | Adaptively limiting a maximum operating frequency in a multicore processor |
US9377836B2 (en) | 2013-07-26 | 2016-06-28 | Intel Corporation | Restricting clock signal delivery based on activity in a processor |
US9395784B2 (en) | 2013-04-25 | 2016-07-19 | Intel Corporation | Independently controlling frequency of plurality of power domains in a processor system |
US9405351B2 (en) | 2012-12-17 | 2016-08-02 | Intel Corporation | Performing frequency coordination in a multiprocessor system |
US9405345B2 (en) | 2013-09-27 | 2016-08-02 | Intel Corporation | Constraining processor operation based on power envelope information |
US9423858B2 (en) | 2012-09-27 | 2016-08-23 | Intel Corporation | Sharing power between domains in a processor package using encoded power consumption information from a second domain to calculate an available power budget for a first domain |
US9436245B2 (en) | 2012-03-13 | 2016-09-06 | Intel Corporation | Dynamically computing an electrical design point (EDP) for a multicore processor |
US9459689B2 (en) | 2013-12-23 | 2016-10-04 | Intel Corporation | Dyanamically adapting a voltage of a clock generation circuit |
US9471088B2 (en) | 2013-06-25 | 2016-10-18 | Intel Corporation | Restricting clock signal delivery in a processor |
US9494998B2 (en) | 2013-12-17 | 2016-11-15 | Intel Corporation | Rescheduling workloads to enforce and maintain a duty cycle |
US9495001B2 (en) | 2013-08-21 | 2016-11-15 | Intel Corporation | Forcing core low power states in a processor |
US9513689B2 (en) | 2014-06-30 | 2016-12-06 | Intel Corporation | Controlling processor performance scaling based on context |
US9547027B2 (en) | 2012-03-30 | 2017-01-17 | Intel Corporation | Dynamically measuring power consumption in a processor |
US9575537B2 (en) | 2014-07-25 | 2017-02-21 | Intel Corporation | Adaptive algorithm for thermal throttling of multi-core processors with non-homogeneous performance states |
US9575543B2 (en) | 2012-11-27 | 2017-02-21 | Intel Corporation | Providing an inter-arrival access timer in a processor |
US9594560B2 (en) | 2013-09-27 | 2017-03-14 | Intel Corporation | Estimating scalability value for a specific domain of a multicore processor based on active state residency of the domain, stall duration of the domain, memory bandwidth of the domain, and a plurality of coefficients based on a workload to execute on the domain |
US9606602B2 (en) | 2014-06-30 | 2017-03-28 | Intel Corporation | Method and apparatus to prevent voltage droop in a computer |
US9639134B2 (en) | 2015-02-05 | 2017-05-02 | Intel Corporation | Method and apparatus to provide telemetry data to a power controller of a processor |
US9665153B2 (en) | 2014-03-21 | 2017-05-30 | Intel Corporation | Selecting a low power state based on cache flush latency determination |
US9671853B2 (en) | 2014-09-12 | 2017-06-06 | Intel Corporation | Processor operating by selecting smaller of requested frequency and an energy performance gain (EPG) frequency |
US9684360B2 (en) | 2014-10-30 | 2017-06-20 | Intel Corporation | Dynamically controlling power management of an on-die memory of a processor |
US9703358B2 (en) | 2014-11-24 | 2017-07-11 | Intel Corporation | Controlling turbo mode frequency operation in a processor |
US9710041B2 (en) | 2015-07-29 | 2017-07-18 | Intel Corporation | Masking a power state of a core of a processor |
US9710043B2 (en) | 2014-11-26 | 2017-07-18 | Intel Corporation | Controlling a guaranteed frequency of a processor |
US9710054B2 (en) | 2015-02-28 | 2017-07-18 | Intel Corporation | Programmable power management agent |
US9760158B2 (en) | 2014-06-06 | 2017-09-12 | Intel Corporation | Forcing a processor into a low power state |
US9760160B2 (en) | 2015-05-27 | 2017-09-12 | Intel Corporation | Controlling performance states of processing engines of a processor |
US9760136B2 (en) | 2014-08-15 | 2017-09-12 | Intel Corporation | Controlling temperature of a system memory |
US9823719B2 (en) | 2013-05-31 | 2017-11-21 | Intel Corporation | Controlling power delivery to a processor via a bypass |
US9829949B2 (en) | 2013-06-28 | 2017-11-28 | Intel Corporation | Adaptive interrupt coalescing for energy efficient mobile platforms |
US9842082B2 (en) | 2015-02-27 | 2017-12-12 | Intel Corporation | Dynamically updating logical identifiers of cores of a processor |
US20170366331A1 (en) * | 2016-06-20 | 2017-12-21 | Nxp B.V. | Integrated circuit and method for processing synchronized network frames using a hardware synchronization circuit |
US9874922B2 (en) | 2015-02-17 | 2018-01-23 | Intel Corporation | Performing dynamic power control of platform devices |
US9910470B2 (en) | 2015-12-16 | 2018-03-06 | Intel Corporation | Controlling telemetry data communication in a processor |
US9910481B2 (en) | 2015-02-13 | 2018-03-06 | Intel Corporation | Performing power management in a multicore processor |
US9977477B2 (en) | 2014-09-26 | 2018-05-22 | Intel Corporation | Adapting operating parameters of an input/output (IO) interface circuit of a processor |
US9983644B2 (en) | 2015-11-10 | 2018-05-29 | Intel Corporation | Dynamically updating at least one power management operational parameter pertaining to a turbo mode of a processor for increased performance |
US10001822B2 (en) | 2015-09-22 | 2018-06-19 | Intel Corporation | Integrating a power arbiter in a processor |
US10048744B2 (en) | 2014-11-26 | 2018-08-14 | Intel Corporation | Apparatus and method for thermal management in a multi-chip package |
US10108454B2 (en) | 2014-03-21 | 2018-10-23 | Intel Corporation | Managing dynamic capacitance using code scheduling |
US10146286B2 (en) | 2016-01-14 | 2018-12-04 | Intel Corporation | Dynamically updating a power management policy of a processor |
US10168758B2 (en) | 2016-09-29 | 2019-01-01 | Intel Corporation | Techniques to enable communication between a processor and voltage regulator |
US10185566B2 (en) | 2012-04-27 | 2019-01-22 | Intel Corporation | Migrating tasks between asymmetric computing elements of a multi-core processor |
US10216256B2 (en) | 2016-10-03 | 2019-02-26 | Microsoft Technology Licensing, Llc | Power conservation of computing components using forced idle state |
US10234930B2 (en) | 2015-02-13 | 2019-03-19 | Intel Corporation | Performing power management in a multicore processor |
US10234920B2 (en) | 2016-08-31 | 2019-03-19 | Intel Corporation | Controlling current consumption of a processor based at least in part on platform capacitance |
US10281975B2 (en) | 2016-06-23 | 2019-05-07 | Intel Corporation | Processor having accelerated user responsiveness in constrained environment |
US10289188B2 (en) | 2016-06-21 | 2019-05-14 | Intel Corporation | Processor having concurrent core and fabric exit from a low power state |
US10324519B2 (en) | 2016-06-23 | 2019-06-18 | Intel Corporation | Controlling forced idle state operation in a processor |
US10339023B2 (en) | 2014-09-25 | 2019-07-02 | Intel Corporation | Cache-aware adaptive thread scheduling and migration |
US10379596B2 (en) | 2016-08-03 | 2019-08-13 | Intel Corporation | Providing an interface for demotion control information in a processor |
US10379904B2 (en) | 2016-08-31 | 2019-08-13 | Intel Corporation | Controlling a performance state of a processor using a combination of package and thread hint information |
US10386900B2 (en) | 2013-09-24 | 2019-08-20 | Intel Corporation | Thread aware power management |
US10417149B2 (en) | 2014-06-06 | 2019-09-17 | Intel Corporation | Self-aligning a processor duty cycle with interrupts |
US10423206B2 (en) | 2016-08-31 | 2019-09-24 | Intel Corporation | Processor to pre-empt voltage ramps for exit latency reductions |
US10429919B2 (en) | 2017-06-28 | 2019-10-01 | Intel Corporation | System, apparatus and method for loose lock-step redundancy power management |
US10620682B2 (en) | 2017-12-21 | 2020-04-14 | Intel Corporation | System, apparatus and method for processor-external override of hardware performance state control of a processor |
US10620266B2 (en) | 2017-11-29 | 2020-04-14 | Intel Corporation | System, apparatus and method for in-field self testing in a diagnostic sleep state |
US10620969B2 (en) | 2018-03-27 | 2020-04-14 | Intel Corporation | System, apparatus and method for providing hardware feedback information in a processor |
US10719326B2 (en) | 2015-01-30 | 2020-07-21 | Intel Corporation | Communicating via a mailbox interface of a processor |
US10739844B2 (en) | 2018-05-02 | 2020-08-11 | Intel Corporation | System, apparatus and method for optimized throttling of a processor |
US10860083B2 (en) | 2018-09-26 | 2020-12-08 | Intel Corporation | System, apparatus and method for collective power control of multiple intellectual property agents and a shared power rail |
US10877530B2 (en) | 2014-12-23 | 2020-12-29 | Intel Corporation | Apparatus and method to provide a thermal parameter report for a multi-chip package |
US10955899B2 (en) | 2018-06-20 | 2021-03-23 | Intel Corporation | System, apparatus and method for responsive autonomous hardware performance state control of a processor |
US10976801B2 (en) | 2018-09-20 | 2021-04-13 | Intel Corporation | System, apparatus and method for power budget distribution for a plurality of virtual machines to execute on a processor |
US11079819B2 (en) | 2014-11-26 | 2021-08-03 | Intel Corporation | Controlling average power limits of a processor |
US11132201B2 (en) | 2019-12-23 | 2021-09-28 | Intel Corporation | System, apparatus and method for dynamic pipeline stage control of data path dominant circuitry of an integrated circuit |
US11256657B2 (en) | 2019-03-26 | 2022-02-22 | Intel Corporation | System, apparatus and method for adaptive interconnect routing |
US11366506B2 (en) | 2019-11-22 | 2022-06-21 | Intel Corporation | System, apparatus and method for globally aware reactive local power control in a processor |
US11442529B2 (en) | 2019-05-15 | 2022-09-13 | Intel Corporation | System, apparatus and method for dynamically controlling current consumption of processing circuits of a processor |
US11593544B2 (en) | 2017-08-23 | 2023-02-28 | Intel Corporation | System, apparatus and method for adaptive operating voltage in a field programmable gate array (FPGA) |
US11656676B2 (en) | 2018-12-12 | 2023-05-23 | Intel Corporation | System, apparatus and method for dynamic thermal distribution of a system on chip |
US11698812B2 (en) | 2019-08-29 | 2023-07-11 | Intel Corporation | System, apparatus and method for providing hardware state feedback to an operating system in a heterogeneous processor |
US11921564B2 (en) | 2022-02-28 | 2024-03-05 | Intel Corporation | Saving and restoring configuration and status information with reduced latency |
Families Citing this family (23)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060080461A1 (en) * | 2004-06-02 | 2006-04-13 | Wilcox Jeffrey R | Packet exchange for controlling system power modes |
US7454632B2 (en) | 2005-06-16 | 2008-11-18 | Intel Corporation | Reducing computing system power through idle synchronization |
US7430673B2 (en) * | 2005-06-30 | 2008-09-30 | Intel Corporation | Power management system for computing platform |
TW200721013A (en) * | 2005-11-25 | 2007-06-01 | Via Tech Inc | Power source management apparatus of multi-processor system and method thereof |
JP4715760B2 (en) * | 2006-07-28 | 2011-07-06 | 株式会社デンソー | Microcomputer and control system |
US8615647B2 (en) * | 2008-02-29 | 2013-12-24 | Intel Corporation | Migrating execution of thread between cores of different instruction set architecture in multi-core processor and transitioning each core to respective on / off power state |
US8090967B2 (en) * | 2008-05-23 | 2012-01-03 | Intel Corporation | Power state transition initiation control of memory interconnect based on early warning signal, memory response time, and wakeup delay |
CN101782862B (en) * | 2009-01-16 | 2013-03-13 | 鸿富锦精密工业(深圳)有限公司 | Processor distribution control system and control method thereof |
US8245064B2 (en) * | 2009-06-16 | 2012-08-14 | Seagate Technology Llc | Power conservation during a power mode transition |
US20100332877A1 (en) * | 2009-06-30 | 2010-12-30 | Yarch Mark A | Method and apparatus for reducing power consumption |
KR20110058575A (en) * | 2009-11-26 | 2011-06-01 | 삼성전자주식회사 | Bandwidth synchronization circuit and thereof method in data processing system |
US9235251B2 (en) * | 2010-01-11 | 2016-01-12 | Qualcomm Incorporated | Dynamic low power mode implementation for computing devices |
US8504855B2 (en) | 2010-01-11 | 2013-08-06 | Qualcomm Incorporated | Domain specific language, compiler and JIT for dynamic power management |
US8188782B1 (en) * | 2010-12-12 | 2012-05-29 | Mediatek Inc. | Clock system and method for compensating timing information of clock system |
WO2013004825A1 (en) * | 2011-07-06 | 2013-01-10 | St-Ericsson Sa | A method for controlling transaction exchanges between two integrated circuits |
US9015510B2 (en) * | 2012-06-29 | 2015-04-21 | Intel Corporation | Optimizing energy efficiency using device idle duration information and latency tolerance based on a pre-wake configuration of a platform associated to the device |
US9311145B2 (en) * | 2012-06-29 | 2016-04-12 | Intel Corporation | Using platform idle duration information to notify platform devices of upcoming active periods |
JP6162329B2 (en) * | 2013-06-28 | 2017-07-12 | インテル コーポレイション | Technologies and systems for activity management in multi-component platforms |
US20150355942A1 (en) * | 2014-06-04 | 2015-12-10 | Texas Instruments Incorporated | Energy-efficient real-time task scheduler |
US20160239442A1 (en) * | 2015-02-13 | 2016-08-18 | Qualcomm Incorporated | Scheduling volatile memory maintenance events in a multi-processor system |
US10572168B2 (en) | 2017-11-16 | 2020-02-25 | International Business Machines Corporation | DRAM bank activation management |
US11567527B2 (en) | 2019-07-23 | 2023-01-31 | Texas Instruments Incorporated | Preemptive wakeup circuit for wakeup from low power modes |
CN116890031B (en) * | 2023-07-31 | 2024-06-04 | 辛集市澳森特钢集团有限公司 | Method for producing spring steel without full decarburization without grinding |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5752050A (en) * | 1994-10-04 | 1998-05-12 | Intel Corporation | Method and apparatus for managing power consumption of external devices for personal computers using a power management coordinator |
US5754869A (en) | 1994-10-04 | 1998-05-19 | Intel Corporation | Method and apparatus for managing power consumption of the CPU and on-board system devices of personal computers |
US6092209A (en) * | 1994-10-04 | 2000-07-18 | Intel Corporation | Method and apparatus for managing power consumption of peripheral devices of personal computers |
US20030163745A1 (en) | 2002-02-27 | 2003-08-28 | Kardach James P. | Method to reduce power in a computer system with bus master devices |
US20030196127A1 (en) | 2002-04-11 | 2003-10-16 | International Business Machines Corporation | Method and apparatus for managing low power processor states |
US20060288240A1 (en) | 2005-06-16 | 2006-12-21 | Intel Corporation | Reducing computing system power through idle synchronization |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5979325A (en) * | 1982-10-29 | 1984-05-08 | Nec Home Electronics Ltd | Power consumption reducing circuit of computer |
JPH04311230A (en) * | 1991-04-10 | 1992-11-04 | Ricoh Co Ltd | Device for detecting idling state of cpu |
JPH07295694A (en) * | 1994-04-25 | 1995-11-10 | Matsushita Electric Ind Co Ltd | Power saving method for arithmetic processor |
TW509843B (en) * | 1998-07-24 | 2002-11-11 | Mitac Technology Corp | Control method and system for dynamically adjusting processor |
JP2001109538A (en) * | 1999-10-08 | 2001-04-20 | Nec Eng Ltd | Power management system |
-
2005
- 2005-06-16 US US11/153,950 patent/US7454632B2/en active Active
-
2006
- 2006-06-16 TW TW095121613A patent/TWI330779B/en active
- 2006-06-16 JP JP2008517197A patent/JP4660591B2/en not_active Expired - Fee Related
- 2006-06-16 WO PCT/US2006/023691 patent/WO2006138687A2/en active Application Filing
- 2006-06-16 CN CN200680021223XA patent/CN101198923B/en active Active
- 2006-06-16 EP EP06773463.2A patent/EP1891500B1/en active Active
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5752050A (en) * | 1994-10-04 | 1998-05-12 | Intel Corporation | Method and apparatus for managing power consumption of external devices for personal computers using a power management coordinator |
US5754869A (en) | 1994-10-04 | 1998-05-19 | Intel Corporation | Method and apparatus for managing power consumption of the CPU and on-board system devices of personal computers |
US6092209A (en) * | 1994-10-04 | 2000-07-18 | Intel Corporation | Method and apparatus for managing power consumption of peripheral devices of personal computers |
US20030163745A1 (en) | 2002-02-27 | 2003-08-28 | Kardach James P. | Method to reduce power in a computer system with bus master devices |
US20030196127A1 (en) | 2002-04-11 | 2003-10-16 | International Business Machines Corporation | Method and apparatus for managing low power processor states |
US20060288240A1 (en) | 2005-06-16 | 2006-12-21 | Intel Corporation | Reducing computing system power through idle synchronization |
Non-Patent Citations (2)
Title |
---|
PCT International Preliminary Report on Patentability and written opinion for PCT2006/023691, filed Jun. 16, 2006, mailed Jan. 3, 2008 (8 pages). |
PCT Search Report and written opinion for PCT/US2006/023691, filed Jun. 16, 2006, mailed Jan. 9, 2007 (12 pages). |
Cited By (216)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8024587B2 (en) | 2005-09-30 | 2011-09-20 | Hitachi, Ltd. | Computer apparatus, storage apparatus, system management apparatus, and hard disk unit power supply controlling method |
US20090077392A1 (en) * | 2005-09-30 | 2009-03-19 | Kazuhisa Fujimoto | Computer apparatus, storage apparatus, system management apparatus, and hard disk unit power supply controlling method |
US7640443B2 (en) * | 2005-09-30 | 2009-12-29 | Hitachi, Ltd. | Computer apparatus, storage apparatus, system management apparatus, and hard disk unit power supply controlling method |
US20090044029A1 (en) * | 2005-09-30 | 2009-02-12 | Kazuhisa Fujimoto | Computer apparatus, storage apparatus, system management apparatus, and hard disk unit power supply controlling method |
US8799687B2 (en) | 2005-12-30 | 2014-08-05 | Intel Corporation | Method, apparatus, and system for energy efficiency and energy conservation including optimizing C-state selection under variable wakeup rates |
US20090150696A1 (en) * | 2007-12-10 | 2009-06-11 | Justin Song | Transitioning a processor package to a low power state |
US20090150695A1 (en) * | 2007-12-10 | 2009-06-11 | Justin Song | Predicting future power level states for processor cores |
US10261559B2 (en) | 2007-12-10 | 2019-04-16 | Intel Corporation | Predicting future power level states for processor cores |
US8024590B2 (en) | 2007-12-10 | 2011-09-20 | Intel Corporation | Predicting future power level states for processor cores |
US9285855B2 (en) | 2007-12-10 | 2016-03-15 | Intel Corporation | Predicting future power level states for processor cores |
US9292073B2 (en) | 2008-12-31 | 2016-03-22 | Intel Corporation | Power management using relative energy break-even time |
US20100287394A1 (en) * | 2009-05-06 | 2010-11-11 | Alexander Branover | North-bridge to south-bridge protocol for placing processor in low power state |
US8566628B2 (en) * | 2009-05-06 | 2013-10-22 | Advanced Micro Devices, Inc. | North-bridge to south-bridge protocol for placing processor in low power state |
US9021209B2 (en) | 2009-11-06 | 2015-04-28 | Advanced Micro Devices, Inc. | Cache flush based on idle prediction and probe activity level |
US20110112798A1 (en) * | 2009-11-06 | 2011-05-12 | Alexander Branover | Controlling performance/power by frequency control of the responding node |
US20110113202A1 (en) * | 2009-11-06 | 2011-05-12 | Alexander Branover | Cache flush based on idle prediction and probe activity level |
US9983660B2 (en) | 2010-09-23 | 2018-05-29 | Intel Corporation | Providing per core voltage and frequency control |
US9939884B2 (en) | 2010-09-23 | 2018-04-10 | Intel Corporation | Providing per core voltage and frequency control |
US9513964B2 (en) | 2010-09-23 | 2016-12-06 | Intel Corporation | Coordinating device and application break events for platform power saving |
US9032226B2 (en) | 2010-09-23 | 2015-05-12 | Intel Corporation | Providing per core voltage and frequency control |
US9983661B2 (en) | 2010-09-23 | 2018-05-29 | Intel Corporation | Providing per core voltage and frequency control |
US8943334B2 (en) | 2010-09-23 | 2015-01-27 | Intel Corporation | Providing per core voltage and frequency control |
US10613620B2 (en) | 2010-09-23 | 2020-04-07 | Intel Corporation | Providing per core voltage and frequency control |
US9348387B2 (en) | 2010-09-23 | 2016-05-24 | Intel Corporation | Providing per core voltage and frequency control |
US8959531B2 (en) | 2010-09-23 | 2015-02-17 | Intel Corp | Coordinating device and application break events for platform power saving |
US9983659B2 (en) | 2010-09-23 | 2018-05-29 | Intel Corporation | Providing per core voltage and frequency control |
US9075614B2 (en) | 2011-03-21 | 2015-07-07 | Intel Corporation | Managing power consumption in a multi-core processor |
US9069555B2 (en) | 2011-03-21 | 2015-06-30 | Intel Corporation | Managing power consumption in a multi-core processor |
US8683240B2 (en) | 2011-06-27 | 2014-03-25 | Intel Corporation | Increasing power efficiency of turbo mode operation in a processor |
US8904205B2 (en) | 2011-06-27 | 2014-12-02 | Intel Corporation | Increasing power efficiency of turbo mode operation in a processor |
US8793515B2 (en) | 2011-06-27 | 2014-07-29 | Intel Corporation | Increasing power efficiency of turbo mode operation in a processor |
US8775833B2 (en) | 2011-09-06 | 2014-07-08 | Intel Corporation | Dynamically allocating a power budget over multiple domains of a processor |
US9081557B2 (en) | 2011-09-06 | 2015-07-14 | Intel Corporation | Dynamically allocating a power budget over multiple domains of a processor |
US8769316B2 (en) | 2011-09-06 | 2014-07-01 | Intel Corporation | Dynamically allocating a power budget over multiple domains of a processor |
US8688883B2 (en) | 2011-09-08 | 2014-04-01 | Intel Corporation | Increasing turbo mode residency of a processor |
US9032126B2 (en) | 2011-09-08 | 2015-05-12 | Intel Corporation | Increasing turbo mode residency of a processor |
US9032125B2 (en) | 2011-09-08 | 2015-05-12 | Intel Corporation | Increasing turbo mode residency of a processor |
US8914650B2 (en) | 2011-09-28 | 2014-12-16 | Intel Corporation | Dynamically adjusting power of non-core processor circuitry including buffer circuitry |
US9235254B2 (en) | 2011-09-28 | 2016-01-12 | Intel Corporation | Controlling temperature of multiple domains of a multi-domain processor using a cross-domain margin |
US9074947B2 (en) | 2011-09-28 | 2015-07-07 | Intel Corporation | Estimating temperature of a processor core in a low power state without thermal sensor information |
US9501129B2 (en) | 2011-09-28 | 2016-11-22 | Intel Corporation | Dynamically adjusting power of non-core processor circuitry including buffer circuitry |
US8954770B2 (en) | 2011-09-28 | 2015-02-10 | Intel Corporation | Controlling temperature of multiple domains of a multi-domain processor using a cross domain margin |
US9176565B2 (en) | 2011-10-27 | 2015-11-03 | Intel Corporation | Controlling operating frequency of a core domain based on operating condition of a non-core domain of a multi-domain processor |
US9026815B2 (en) | 2011-10-27 | 2015-05-05 | Intel Corporation | Controlling operating frequency of a core domain via a non-core domain of a multi-domain processor |
US10037067B2 (en) | 2011-10-27 | 2018-07-31 | Intel Corporation | Enabling a non-core domain to control memory bandwidth in a processor |
US8832478B2 (en) | 2011-10-27 | 2014-09-09 | Intel Corporation | Enabling a non-core domain to control memory bandwidth in a processor |
US9939879B2 (en) | 2011-10-27 | 2018-04-10 | Intel Corporation | Controlling operating frequency of a core domain via a non-core domain of a multi-domain processor |
US10705588B2 (en) | 2011-10-27 | 2020-07-07 | Intel Corporation | Enabling a non-core domain to control memory bandwidth in a processor |
US9354692B2 (en) | 2011-10-27 | 2016-05-31 | Intel Corporation | Enabling a non-core domain to control memory bandwidth in a processor |
US10248181B2 (en) | 2011-10-27 | 2019-04-02 | Intel Corporation | Enabling a non-core domain to control memory bandwidth in a processor |
US10474218B2 (en) | 2011-10-31 | 2019-11-12 | Intel Corporation | Dynamically controlling cache size to maximize energy efficiency |
US10613614B2 (en) | 2011-10-31 | 2020-04-07 | Intel Corporation | Dynamically controlling cache size to maximize energy efficiency |
US9471490B2 (en) | 2011-10-31 | 2016-10-18 | Intel Corporation | Dynamically controlling cache size to maximize energy efficiency |
US8943340B2 (en) | 2011-10-31 | 2015-01-27 | Intel Corporation | Controlling a turbo mode frequency of a processor |
US9158693B2 (en) | 2011-10-31 | 2015-10-13 | Intel Corporation | Dynamically controlling cache size to maximize energy efficiency |
US10564699B2 (en) | 2011-10-31 | 2020-02-18 | Intel Corporation | Dynamically controlling cache size to maximize energy efficiency |
US9292068B2 (en) | 2011-10-31 | 2016-03-22 | Intel Corporation | Controlling a turbo mode frequency of a processor |
US10067553B2 (en) | 2011-10-31 | 2018-09-04 | Intel Corporation | Dynamically controlling cache size to maximize energy efficiency |
US9618997B2 (en) | 2011-10-31 | 2017-04-11 | Intel Corporation | Controlling a turbo mode frequency of a processor |
US9753531B2 (en) | 2011-12-05 | 2017-09-05 | Intel Corporation | Method, apparatus, and system for energy efficiency and energy conservation including determining an optimal power state of the apparatus based on residency time of non-core domains in a power saving state |
US8972763B2 (en) | 2011-12-05 | 2015-03-03 | Intel Corporation | Method, apparatus, and system for energy efficiency and energy conservation including determining an optimal power state of the apparatus based on residency time of non-core domains in a power saving state |
US9239611B2 (en) | 2011-12-05 | 2016-01-19 | Intel Corporation | Method, apparatus, and system for energy efficiency and energy conservation including balancing power among multi-frequency domains of a processor based on efficiency rating scheme |
US9052901B2 (en) | 2011-12-14 | 2015-06-09 | Intel Corporation | Method, apparatus, and system for energy efficiency and energy conservation including configurable maximum processor current |
US9760409B2 (en) | 2011-12-15 | 2017-09-12 | Intel Corporation | Dynamically modifying a power/performance tradeoff based on a processor utilization |
US9535487B2 (en) | 2011-12-15 | 2017-01-03 | Intel Corporation | User level control of power management policies |
US9372524B2 (en) | 2011-12-15 | 2016-06-21 | Intel Corporation | Dynamically modifying a power/performance tradeoff based on processor utilization |
US9098261B2 (en) | 2011-12-15 | 2015-08-04 | Intel Corporation | User level control of power management policies |
US9170624B2 (en) | 2011-12-15 | 2015-10-27 | Intel Corporation | User level control of power management policies |
US10372197B2 (en) | 2011-12-15 | 2019-08-06 | Intel Corporation | User level control of power management policies |
US8996895B2 (en) | 2011-12-28 | 2015-03-31 | Intel Corporation | Method, apparatus, and system for energy efficiency and energy conservation including optimizing C-state selection under variable wakeup rates |
US9436245B2 (en) | 2012-03-13 | 2016-09-06 | Intel Corporation | Dynamically computing an electrical design point (EDP) for a multicore processor |
US9354689B2 (en) | 2012-03-13 | 2016-05-31 | Intel Corporation | Providing energy efficient turbo operation of a processor |
US9323316B2 (en) | 2012-03-13 | 2016-04-26 | Intel Corporation | Dynamically controlling interconnect frequency in a processor |
US9547027B2 (en) | 2012-03-30 | 2017-01-17 | Intel Corporation | Dynamically measuring power consumption in a processor |
US10185566B2 (en) | 2012-04-27 | 2019-01-22 | Intel Corporation | Migrating tasks between asymmetric computing elements of a multi-core processor |
US9760155B2 (en) | 2012-08-31 | 2017-09-12 | Intel Corporation | Configuring power management functionality in a processor |
US10203741B2 (en) | 2012-08-31 | 2019-02-12 | Intel Corporation | Configuring power management functionality in a processor |
US8984313B2 (en) | 2012-08-31 | 2015-03-17 | Intel Corporation | Configuring power management functionality in a processor including a plurality of cores by utilizing a register to store a power domain indicator |
US9063727B2 (en) | 2012-08-31 | 2015-06-23 | Intel Corporation | Performing cross-domain thermal control in a processor |
US9189046B2 (en) | 2012-08-31 | 2015-11-17 | Intel Corporation | Performing cross-domain thermal control in a processor |
US10877549B2 (en) | 2012-08-31 | 2020-12-29 | Intel Corporation | Configuring power management functionality in a processor |
US10191532B2 (en) | 2012-08-31 | 2019-01-29 | Intel Corporation | Configuring power management functionality in a processor |
US11237614B2 (en) | 2012-08-31 | 2022-02-01 | Intel Corporation | Multicore processor with a control register storing an indicator that two or more cores are to operate at independent performance states |
US9235244B2 (en) | 2012-08-31 | 2016-01-12 | Intel Corporation | Configuring power management functionality in a processor |
US9335804B2 (en) | 2012-09-17 | 2016-05-10 | Intel Corporation | Distributing power to heterogeneous compute elements of a processor |
US9342122B2 (en) | 2012-09-17 | 2016-05-17 | Intel Corporation | Distributing power to heterogeneous compute elements of a processor |
US9423858B2 (en) | 2012-09-27 | 2016-08-23 | Intel Corporation | Sharing power between domains in a processor package using encoded power consumption information from a second domain to calculate an available power budget for a first domain |
US9575543B2 (en) | 2012-11-27 | 2017-02-21 | Intel Corporation | Providing an inter-arrival access timer in a processor |
US9183144B2 (en) | 2012-12-14 | 2015-11-10 | Intel Corporation | Power gating a portion of a cache memory |
US9176875B2 (en) | 2012-12-14 | 2015-11-03 | Intel Corporation | Power gating a portion of a cache memory |
US9405351B2 (en) | 2012-12-17 | 2016-08-02 | Intel Corporation | Performing frequency coordination in a multiprocessor system |
US9292468B2 (en) | 2012-12-17 | 2016-03-22 | Intel Corporation | Performing frequency coordination in a multiprocessor system based on response timing optimization |
US9086834B2 (en) | 2012-12-21 | 2015-07-21 | Intel Corporation | Controlling configurable peak performance limits of a processor |
US9075556B2 (en) | 2012-12-21 | 2015-07-07 | Intel Corporation | Controlling configurable peak performance limits of a processor |
US9671854B2 (en) | 2012-12-21 | 2017-06-06 | Intel Corporation | Controlling configurable peak performance limits of a processor |
US9235252B2 (en) | 2012-12-21 | 2016-01-12 | Intel Corporation | Dynamic balancing of power across a plurality of processor domains according to power policy control bias |
US9164565B2 (en) | 2012-12-28 | 2015-10-20 | Intel Corporation | Apparatus and method to manage energy usage of a processor |
US9081577B2 (en) | 2012-12-28 | 2015-07-14 | Intel Corporation | Independent control of processor core retention states |
US9335803B2 (en) | 2013-02-15 | 2016-05-10 | Intel Corporation | Calculating a dynamically changeable maximum operating voltage value for a processor based on a different polynomial equation using a set of coefficient values and a number of current active cores |
US9367114B2 (en) | 2013-03-11 | 2016-06-14 | Intel Corporation | Controlling operating voltage of a processor |
US10394300B2 (en) | 2013-03-11 | 2019-08-27 | Intel Corporation | Controlling operating voltage of a processor |
US11175712B2 (en) | 2013-03-11 | 2021-11-16 | Intel Corporation | Controlling operating voltage of a processor |
US11822409B2 (en) | 2013-03-11 | 2023-11-21 | Daedauls Prime LLC | Controlling operating frequency of a processor |
US9996135B2 (en) | 2013-03-11 | 2018-06-12 | Intel Corporation | Controlling operating voltage of a processor |
US11507167B2 (en) | 2013-03-11 | 2022-11-22 | Daedalus Prime Llc | Controlling operating voltage of a processor |
US9395784B2 (en) | 2013-04-25 | 2016-07-19 | Intel Corporation | Independently controlling frequency of plurality of power domains in a processor system |
US9377841B2 (en) | 2013-05-08 | 2016-06-28 | Intel Corporation | Adaptively limiting a maximum operating frequency in a multicore processor |
US11687135B2 (en) | 2013-05-31 | 2023-06-27 | Tahoe Research, Ltd. | Controlling power delivery to a processor via a bypass |
US9823719B2 (en) | 2013-05-31 | 2017-11-21 | Intel Corporation | Controlling power delivery to a processor via a bypass |
US10146283B2 (en) | 2013-05-31 | 2018-12-04 | Intel Corporation | Controlling power delivery to a processor via a bypass |
US11157052B2 (en) | 2013-05-31 | 2021-10-26 | Intel Corporation | Controlling power delivery to a processor via a bypass |
US10429913B2 (en) | 2013-05-31 | 2019-10-01 | Intel Corporation | Controlling power delivery to a processor via a bypass |
US10409346B2 (en) | 2013-05-31 | 2019-09-10 | Intel Corporation | Controlling power delivery to a processor via a bypass |
US10175740B2 (en) | 2013-06-25 | 2019-01-08 | Intel Corporation | Mapping a performance request to an operating frequency in a processor |
US9348401B2 (en) | 2013-06-25 | 2016-05-24 | Intel Corporation | Mapping a performance request to an operating frequency in a processor |
US9471088B2 (en) | 2013-06-25 | 2016-10-18 | Intel Corporation | Restricting clock signal delivery in a processor |
US9348407B2 (en) | 2013-06-27 | 2016-05-24 | Intel Corporation | Method and apparatus for atomic frequency and voltage changes |
US9829949B2 (en) | 2013-06-28 | 2017-11-28 | Intel Corporation | Adaptive interrupt coalescing for energy efficient mobile platforms |
US9377836B2 (en) | 2013-07-26 | 2016-06-28 | Intel Corporation | Restricting clock signal delivery based on activity in a processor |
US20160162421A1 (en) * | 2013-08-07 | 2016-06-09 | Xuhong Xiong | Ltr/obff design scheme for ethernet adapter application |
US9495001B2 (en) | 2013-08-21 | 2016-11-15 | Intel Corporation | Forcing core low power states in a processor |
US10310588B2 (en) | 2013-08-21 | 2019-06-04 | Intel Corporation | Forcing core low power states in a processor |
US10386900B2 (en) | 2013-09-24 | 2019-08-20 | Intel Corporation | Thread aware power management |
US9594560B2 (en) | 2013-09-27 | 2017-03-14 | Intel Corporation | Estimating scalability value for a specific domain of a multicore processor based on active state residency of the domain, stall duration of the domain, memory bandwidth of the domain, and a plurality of coefficients based on a workload to execute on the domain |
US9405345B2 (en) | 2013-09-27 | 2016-08-02 | Intel Corporation | Constraining processor operation based on power envelope information |
US9494998B2 (en) | 2013-12-17 | 2016-11-15 | Intel Corporation | Rescheduling workloads to enforce and maintain a duty cycle |
US9459689B2 (en) | 2013-12-23 | 2016-10-04 | Intel Corporation | Dyanamically adapting a voltage of a clock generation circuit |
US9965019B2 (en) | 2013-12-23 | 2018-05-08 | Intel Corporation | Dyanamically adapting a voltage of a clock generation circuit |
US9323525B2 (en) | 2014-02-26 | 2016-04-26 | Intel Corporation | Monitoring vector lane duty cycle for dynamic optimization |
US10108454B2 (en) | 2014-03-21 | 2018-10-23 | Intel Corporation | Managing dynamic capacitance using code scheduling |
US10963038B2 (en) | 2014-03-21 | 2021-03-30 | Intel Corporation | Selecting a low power state based on cache flush latency determination |
US9665153B2 (en) | 2014-03-21 | 2017-05-30 | Intel Corporation | Selecting a low power state based on cache flush latency determination |
US10198065B2 (en) | 2014-03-21 | 2019-02-05 | Intel Corporation | Selecting a low power state based on cache flush latency determination |
US10345889B2 (en) | 2014-06-06 | 2019-07-09 | Intel Corporation | Forcing a processor into a low power state |
US10417149B2 (en) | 2014-06-06 | 2019-09-17 | Intel Corporation | Self-aligning a processor duty cycle with interrupts |
US9760158B2 (en) | 2014-06-06 | 2017-09-12 | Intel Corporation | Forcing a processor into a low power state |
US9606602B2 (en) | 2014-06-30 | 2017-03-28 | Intel Corporation | Method and apparatus to prevent voltage droop in a computer |
US10948968B2 (en) | 2014-06-30 | 2021-03-16 | Intel Corporation | Controlling processor performance scaling based on context |
US10216251B2 (en) | 2014-06-30 | 2019-02-26 | Intel Corporation | Controlling processor performance scaling based on context |
US9513689B2 (en) | 2014-06-30 | 2016-12-06 | Intel Corporation | Controlling processor performance scaling based on context |
US10331186B2 (en) | 2014-07-25 | 2019-06-25 | Intel Corporation | Adaptive algorithm for thermal throttling of multi-core processors with non-homogeneous performance states |
US9575537B2 (en) | 2014-07-25 | 2017-02-21 | Intel Corporation | Adaptive algorithm for thermal throttling of multi-core processors with non-homogeneous performance states |
US9760136B2 (en) | 2014-08-15 | 2017-09-12 | Intel Corporation | Controlling temperature of a system memory |
US9990016B2 (en) | 2014-08-15 | 2018-06-05 | Intel Corporation | Controlling temperature of a system memory |
US9671853B2 (en) | 2014-09-12 | 2017-06-06 | Intel Corporation | Processor operating by selecting smaller of requested frequency and an energy performance gain (EPG) frequency |
US10339023B2 (en) | 2014-09-25 | 2019-07-02 | Intel Corporation | Cache-aware adaptive thread scheduling and migration |
US9977477B2 (en) | 2014-09-26 | 2018-05-22 | Intel Corporation | Adapting operating parameters of an input/output (IO) interface circuit of a processor |
US9684360B2 (en) | 2014-10-30 | 2017-06-20 | Intel Corporation | Dynamically controlling power management of an on-die memory of a processor |
US9703358B2 (en) | 2014-11-24 | 2017-07-11 | Intel Corporation | Controlling turbo mode frequency operation in a processor |
US10429918B2 (en) | 2014-11-24 | 2019-10-01 | Intel Corporation | Controlling turbo mode frequency operation in a processor |
US11841752B2 (en) | 2014-11-26 | 2023-12-12 | Intel Corporation | Controlling average power limits of a processor |
US10048744B2 (en) | 2014-11-26 | 2018-08-14 | Intel Corporation | Apparatus and method for thermal management in a multi-chip package |
US9710043B2 (en) | 2014-11-26 | 2017-07-18 | Intel Corporation | Controlling a guaranteed frequency of a processor |
US11079819B2 (en) | 2014-11-26 | 2021-08-03 | Intel Corporation | Controlling average power limits of a processor |
US10877530B2 (en) | 2014-12-23 | 2020-12-29 | Intel Corporation | Apparatus and method to provide a thermal parameter report for a multi-chip package |
US11543868B2 (en) | 2014-12-23 | 2023-01-03 | Intel Corporation | Apparatus and method to provide a thermal parameter report for a multi-chip package |
US10719326B2 (en) | 2015-01-30 | 2020-07-21 | Intel Corporation | Communicating via a mailbox interface of a processor |
US9639134B2 (en) | 2015-02-05 | 2017-05-02 | Intel Corporation | Method and apparatus to provide telemetry data to a power controller of a processor |
US9910481B2 (en) | 2015-02-13 | 2018-03-06 | Intel Corporation | Performing power management in a multicore processor |
US10775873B2 (en) | 2015-02-13 | 2020-09-15 | Intel Corporation | Performing power management in a multicore processor |
US10234930B2 (en) | 2015-02-13 | 2019-03-19 | Intel Corporation | Performing power management in a multicore processor |
US9874922B2 (en) | 2015-02-17 | 2018-01-23 | Intel Corporation | Performing dynamic power control of platform devices |
US11567896B2 (en) | 2015-02-27 | 2023-01-31 | Intel Corporation | Dynamically updating logical identifiers of cores of a processor |
US10706004B2 (en) | 2015-02-27 | 2020-07-07 | Intel Corporation | Dynamically updating logical identifiers of cores of a processor |
US9842082B2 (en) | 2015-02-27 | 2017-12-12 | Intel Corporation | Dynamically updating logical identifiers of cores of a processor |
US9710054B2 (en) | 2015-02-28 | 2017-07-18 | Intel Corporation | Programmable power management agent |
US10761594B2 (en) | 2015-02-28 | 2020-09-01 | Intel Corporation | Programmable power management agent |
US9760160B2 (en) | 2015-05-27 | 2017-09-12 | Intel Corporation | Controlling performance states of processing engines of a processor |
US10372198B2 (en) | 2015-05-27 | 2019-08-06 | Intel Corporation | Controlling performance states of processing engines of a processor |
US9710041B2 (en) | 2015-07-29 | 2017-07-18 | Intel Corporation | Masking a power state of a core of a processor |
US10001822B2 (en) | 2015-09-22 | 2018-06-19 | Intel Corporation | Integrating a power arbiter in a processor |
US9983644B2 (en) | 2015-11-10 | 2018-05-29 | Intel Corporation | Dynamically updating at least one power management operational parameter pertaining to a turbo mode of a processor for increased performance |
US9910470B2 (en) | 2015-12-16 | 2018-03-06 | Intel Corporation | Controlling telemetry data communication in a processor |
US10146286B2 (en) | 2016-01-14 | 2018-12-04 | Intel Corporation | Dynamically updating a power management policy of a processor |
US20170366331A1 (en) * | 2016-06-20 | 2017-12-21 | Nxp B.V. | Integrated circuit and method for processing synchronized network frames using a hardware synchronization circuit |
US10530560B2 (en) * | 2016-06-20 | 2020-01-07 | Nxp B.V. | Integrated circuit and method for processing synchronized network frames using a hardware synchronization circuit |
US10289188B2 (en) | 2016-06-21 | 2019-05-14 | Intel Corporation | Processor having concurrent core and fabric exit from a low power state |
US10281975B2 (en) | 2016-06-23 | 2019-05-07 | Intel Corporation | Processor having accelerated user responsiveness in constrained environment |
US10990161B2 (en) | 2016-06-23 | 2021-04-27 | Intel Corporation | Processor having accelerated user responsiveness in constrained environment |
US10324519B2 (en) | 2016-06-23 | 2019-06-18 | Intel Corporation | Controlling forced idle state operation in a processor |
US11435816B2 (en) | 2016-06-23 | 2022-09-06 | Intel Corporation | Processor having accelerated user responsiveness in constrained environment |
US10379596B2 (en) | 2016-08-03 | 2019-08-13 | Intel Corporation | Providing an interface for demotion control information in a processor |
US10423206B2 (en) | 2016-08-31 | 2019-09-24 | Intel Corporation | Processor to pre-empt voltage ramps for exit latency reductions |
US10379904B2 (en) | 2016-08-31 | 2019-08-13 | Intel Corporation | Controlling a performance state of a processor using a combination of package and thread hint information |
US10234920B2 (en) | 2016-08-31 | 2019-03-19 | Intel Corporation | Controlling current consumption of a processor based at least in part on platform capacitance |
US11119555B2 (en) | 2016-08-31 | 2021-09-14 | Intel Corporation | Processor to pre-empt voltage ramps for exit latency reductions |
US10168758B2 (en) | 2016-09-29 | 2019-01-01 | Intel Corporation | Techniques to enable communication between a processor and voltage regulator |
US11782492B2 (en) | 2016-09-29 | 2023-10-10 | Intel Corporation | Techniques to enable communication between a processor and voltage regulator |
US10761580B2 (en) | 2016-09-29 | 2020-09-01 | Intel Corporation | Techniques to enable communication between a processor and voltage regulator |
US11402887B2 (en) | 2016-09-29 | 2022-08-02 | Intel Corporation | Techniques to enable communication between a processor and voltage regulator |
US10216256B2 (en) | 2016-10-03 | 2019-02-26 | Microsoft Technology Licensing, Llc | Power conservation of computing components using forced idle state |
US10429919B2 (en) | 2017-06-28 | 2019-10-01 | Intel Corporation | System, apparatus and method for loose lock-step redundancy power management |
US10963034B2 (en) | 2017-06-28 | 2021-03-30 | Intel Corporation | System, apparatus and method for loose lock-step redundancy power management in a processor |
US10990154B2 (en) | 2017-06-28 | 2021-04-27 | Intel Corporation | System, apparatus and method for loose lock-step redundancy power management |
US10990155B2 (en) | 2017-06-28 | 2021-04-27 | Intel Corporation | System, apparatus and method for loose lock-step redundancy power management |
US11740682B2 (en) | 2017-06-28 | 2023-08-29 | Intel Corporation | System, apparatus and method for loose lock-step redundancy power management |
US11402891B2 (en) | 2017-06-28 | 2022-08-02 | Intel Corporation | System, apparatus and method for loose lock-step redundancy power management |
US11593544B2 (en) | 2017-08-23 | 2023-02-28 | Intel Corporation | System, apparatus and method for adaptive operating voltage in a field programmable gate array (FPGA) |
US10620266B2 (en) | 2017-11-29 | 2020-04-14 | Intel Corporation | System, apparatus and method for in-field self testing in a diagnostic sleep state |
US10962596B2 (en) | 2017-11-29 | 2021-03-30 | Intel Corporation | System, apparatus and method for in-field self testing in a diagnostic sleep state |
US10620682B2 (en) | 2017-12-21 | 2020-04-14 | Intel Corporation | System, apparatus and method for processor-external override of hardware performance state control of a processor |
US10620969B2 (en) | 2018-03-27 | 2020-04-14 | Intel Corporation | System, apparatus and method for providing hardware feedback information in a processor |
US10739844B2 (en) | 2018-05-02 | 2020-08-11 | Intel Corporation | System, apparatus and method for optimized throttling of a processor |
US11669146B2 (en) | 2018-06-20 | 2023-06-06 | Intel Corporation | System, apparatus and method for responsive autonomous hardware performance state control of a processor |
US11340687B2 (en) | 2018-06-20 | 2022-05-24 | Intel Corporation | System, apparatus and method for responsive autonomous hardware performance state control of a processor |
US10955899B2 (en) | 2018-06-20 | 2021-03-23 | Intel Corporation | System, apparatus and method for responsive autonomous hardware performance state control of a processor |
US10976801B2 (en) | 2018-09-20 | 2021-04-13 | Intel Corporation | System, apparatus and method for power budget distribution for a plurality of virtual machines to execute on a processor |
US10860083B2 (en) | 2018-09-26 | 2020-12-08 | Intel Corporation | System, apparatus and method for collective power control of multiple intellectual property agents and a shared power rail |
US11656676B2 (en) | 2018-12-12 | 2023-05-23 | Intel Corporation | System, apparatus and method for dynamic thermal distribution of a system on chip |
US11256657B2 (en) | 2019-03-26 | 2022-02-22 | Intel Corporation | System, apparatus and method for adaptive interconnect routing |
US11442529B2 (en) | 2019-05-15 | 2022-09-13 | Intel Corporation | System, apparatus and method for dynamically controlling current consumption of processing circuits of a processor |
US11698812B2 (en) | 2019-08-29 | 2023-07-11 | Intel Corporation | System, apparatus and method for providing hardware state feedback to an operating system in a heterogeneous processor |
US11366506B2 (en) | 2019-11-22 | 2022-06-21 | Intel Corporation | System, apparatus and method for globally aware reactive local power control in a processor |
US11853144B2 (en) | 2019-11-22 | 2023-12-26 | Intel Corporation | System, apparatus and method for globally aware reactive local power control in a processor |
US11132201B2 (en) | 2019-12-23 | 2021-09-28 | Intel Corporation | System, apparatus and method for dynamic pipeline stage control of data path dominant circuitry of an integrated circuit |
US11921564B2 (en) | 2022-02-28 | 2024-03-05 | Intel Corporation | Saving and restoring configuration and status information with reduced latency |
Also Published As
Publication number | Publication date |
---|---|
JP4660591B2 (en) | 2011-03-30 |
WO2006138687A3 (en) | 2007-03-01 |
WO2006138687A2 (en) | 2006-12-28 |
TW200722973A (en) | 2007-06-16 |
US20060288240A1 (en) | 2006-12-21 |
CN101198923A (en) | 2008-06-11 |
JP2008544736A (en) | 2008-12-04 |
TWI330779B (en) | 2010-09-21 |
CN101198923B (en) | 2012-06-20 |
EP1891500B1 (en) | 2015-06-03 |
EP1891500A2 (en) | 2008-02-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7454632B2 (en) | Reducing computing system power through idle synchronization | |
US7430673B2 (en) | Power management system for computing platform | |
US5805923A (en) | Configurable power management system having a clock stabilization filter that can be enabled or bypassed depending upon whether a crystal or can oscillator is used | |
EP3367212B1 (en) | Hardware automatic performance state transitions in system on processor sleep and wake events | |
US7681057B2 (en) | Power management of non-volatile memory systems | |
KR100380196B1 (en) | Method and apparatus for stopping a bus clock while there are no activities present on a bus | |
US8341436B2 (en) | Method and system for power-state transition controllers | |
US6269043B1 (en) | Power conservation system employing a snooze mode | |
WO2006071945A2 (en) | Techniques to manage power for a mobile device | |
US20030237012A1 (en) | Maintaining processor execution during frequency transitioning | |
WO2017176383A1 (en) | Enhanced dynamic clock and voltage scaling (dcvs) scheme | |
JP2023508659A (en) | Long idle system and method | |
EP1340136B1 (en) | Hardware architecture for a multi-mode power management system using a constant time reference for operating system support | |
US20160216756A1 (en) | Power management in computing devices | |
US20100327938A1 (en) | System and method for clock control for power-state transitions | |
Jacobs et al. | Power Management Chapter 21 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INTEL CORPORATION, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KARDACH, JAMES P.;WILLIAMS, DAVID L.;MISHRA, ANIMESH;REEL/FRAME:016703/0030;SIGNING DATES FROM 20050609 TO 20050614 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 12 |
|
AS | Assignment |
Owner name: TAHOE RESEARCH, LTD., IRELAND Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTEL CORPORATION;REEL/FRAME:061175/0176 Effective date: 20220718 |