US7416995B2 - Method for fabricating controlled stress silicon nitride films - Google Patents
Method for fabricating controlled stress silicon nitride films Download PDFInfo
- Publication number
- US7416995B2 US7416995B2 US11/273,381 US27338105A US7416995B2 US 7416995 B2 US7416995 B2 US 7416995B2 US 27338105 A US27338105 A US 27338105A US 7416995 B2 US7416995 B2 US 7416995B2
- Authority
- US
- United States
- Prior art keywords
- silicon nitride
- layer
- nitride film
- stress
- substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related, expires
Links
- 229910052581 Si3N4 Inorganic materials 0.000 title claims abstract description 133
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 title claims abstract description 133
- 238000000034 method Methods 0.000 title claims abstract description 86
- 239000000758 substrate Substances 0.000 claims abstract description 88
- 239000000463 material Substances 0.000 claims abstract description 29
- 238000000151 deposition Methods 0.000 claims abstract description 27
- 239000004065 semiconductor Substances 0.000 claims abstract description 13
- 229910052710 silicon Inorganic materials 0.000 claims description 16
- 239000010703 silicon Substances 0.000 claims description 16
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 15
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 claims description 14
- 229910052799 carbon Inorganic materials 0.000 claims description 14
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 10
- 229910052814 silicon oxide Inorganic materials 0.000 claims description 10
- 238000005229 chemical vapour deposition Methods 0.000 claims description 8
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 claims description 5
- PZNSFCLAULLKQX-UHFFFAOYSA-N Boron nitride Chemical compound N#B PZNSFCLAULLKQX-UHFFFAOYSA-N 0.000 claims description 4
- 238000000231 atomic layer deposition Methods 0.000 claims description 4
- 239000000203 mixture Substances 0.000 claims description 4
- 229910010271 silicon carbide Inorganic materials 0.000 claims description 4
- 229910052582 BN Inorganic materials 0.000 claims description 3
- 239000010410 layer Substances 0.000 description 147
- 239000010408 film Substances 0.000 description 76
- 239000002365 multiple layer Substances 0.000 description 52
- 230000008569 process Effects 0.000 description 30
- QGZKDVFQNNGYKY-UHFFFAOYSA-N Ammonia Chemical compound N QGZKDVFQNNGYKY-UHFFFAOYSA-N 0.000 description 29
- 239000000126 substance Substances 0.000 description 23
- NJPPVKZQTLUDBO-UHFFFAOYSA-N novaluron Chemical compound C1=C(Cl)C(OC(F)(F)C(OC(F)(F)F)F)=CC=C1NC(=O)NC(=O)C1=C(F)C=CC=C1F NJPPVKZQTLUDBO-UHFFFAOYSA-N 0.000 description 21
- 229910000069 nitrogen hydride Inorganic materials 0.000 description 15
- 238000004519 manufacturing process Methods 0.000 description 14
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 13
- 239000007789 gas Substances 0.000 description 12
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 10
- 229910052796 boron Inorganic materials 0.000 description 10
- 230000008021 deposition Effects 0.000 description 10
- VYIRVGYSUZPNLF-UHFFFAOYSA-N n-(tert-butylamino)silyl-2-methylpropan-2-amine Chemical compound CC(C)(C)N[SiH2]NC(C)(C)C VYIRVGYSUZPNLF-UHFFFAOYSA-N 0.000 description 9
- BLRPTPMANUNPDV-UHFFFAOYSA-N Silane Chemical compound [SiH4] BLRPTPMANUNPDV-UHFFFAOYSA-N 0.000 description 7
- 229910021529 ammonia Inorganic materials 0.000 description 7
- 238000005137 deposition process Methods 0.000 description 6
- 238000010586 diagram Methods 0.000 description 6
- 230000003647 oxidation Effects 0.000 description 6
- 238000007254 oxidation reaction Methods 0.000 description 6
- 229920002120 photoresistant polymer Polymers 0.000 description 6
- 238000005086 pumping Methods 0.000 description 6
- 229910003828 SiH3 Inorganic materials 0.000 description 5
- 230000015572 biosynthetic process Effects 0.000 description 5
- 239000001257 hydrogen Substances 0.000 description 5
- 229910052739 hydrogen Inorganic materials 0.000 description 5
- 230000009467 reduction Effects 0.000 description 5
- OLRJXMHANKMLTD-UHFFFAOYSA-N silyl Chemical compound [SiH3] OLRJXMHANKMLTD-UHFFFAOYSA-N 0.000 description 5
- -1 Si<100> or Si<111>) Inorganic materials 0.000 description 4
- 238000005530 etching Methods 0.000 description 4
- 238000002955 isolation Methods 0.000 description 4
- 125000001181 organosilyl group Chemical group [SiH3]* 0.000 description 4
- 238000005498 polishing Methods 0.000 description 4
- 235000012431 wafers Nutrition 0.000 description 4
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 3
- OAKJQQAXSVQMHS-UHFFFAOYSA-N Hydrazine Chemical compound NN OAKJQQAXSVQMHS-UHFFFAOYSA-N 0.000 description 3
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 description 3
- UORVGPXVDQYIDP-UHFFFAOYSA-N borane Chemical compound B UORVGPXVDQYIDP-UHFFFAOYSA-N 0.000 description 3
- 229910021419 crystalline silicon Inorganic materials 0.000 description 3
- 238000004886 process control Methods 0.000 description 3
- FAQYAMRNWDIXMY-UHFFFAOYSA-N trichloroborane Chemical compound ClB(Cl)Cl FAQYAMRNWDIXMY-UHFFFAOYSA-N 0.000 description 3
- BAVYZALUXZFZLV-UHFFFAOYSA-N Methylamine Chemical compound NC BAVYZALUXZFZLV-UHFFFAOYSA-N 0.000 description 2
- 238000000137 annealing Methods 0.000 description 2
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 2
- 230000004888 barrier function Effects 0.000 description 2
- 229910000085 borane Inorganic materials 0.000 description 2
- 230000005669 field effect Effects 0.000 description 2
- 229910052736 halogen Inorganic materials 0.000 description 2
- 230000026030 halogenation Effects 0.000 description 2
- 238000005658 halogenation reaction Methods 0.000 description 2
- 150000002367 halogens Chemical class 0.000 description 2
- 150000002430 hydrocarbons Chemical group 0.000 description 2
- 230000033444 hydroxylation Effects 0.000 description 2
- 238000005805 hydroxylation reaction Methods 0.000 description 2
- 238000011065 in-situ storage Methods 0.000 description 2
- 239000007788 liquid Substances 0.000 description 2
- 125000002496 methyl group Chemical group [H]C([H])([H])* 0.000 description 2
- 239000001301 oxygen Substances 0.000 description 2
- 229910052760 oxygen Inorganic materials 0.000 description 2
- 238000006722 reduction reaction Methods 0.000 description 2
- 230000001105 regulatory effect Effects 0.000 description 2
- 229910000077 silane Inorganic materials 0.000 description 2
- 125000006850 spacer group Chemical group 0.000 description 2
- LXEXBJXDGVGRAR-UHFFFAOYSA-N trichloro(trichlorosilyl)silane Chemical compound Cl[Si](Cl)(Cl)[Si](Cl)(Cl)Cl LXEXBJXDGVGRAR-UHFFFAOYSA-N 0.000 description 2
- REJKHFAZHZLNOP-UHFFFAOYSA-N (tert-butylamino)silicon Chemical compound CC(C)(C)N[Si] REJKHFAZHZLNOP-UHFFFAOYSA-N 0.000 description 1
- 239000004215 Carbon black (E152) Substances 0.000 description 1
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 1
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 1
- VOSJXMPCFODQAR-UHFFFAOYSA-N ac1l3fa4 Chemical compound [SiH3]N([SiH3])[SiH3] VOSJXMPCFODQAR-UHFFFAOYSA-N 0.000 description 1
- 125000000484 butyl group Chemical group [H]C([*])([H])C([H])([H])C([H])([H])C([H])([H])[H] 0.000 description 1
- 239000003153 chemical reaction reagent Substances 0.000 description 1
- 239000011248 coating agent Substances 0.000 description 1
- 238000000576 coating method Methods 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 238000011109 contamination Methods 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 230000001627 detrimental effect Effects 0.000 description 1
- ZOCHARZZJNPSEU-UHFFFAOYSA-N diboron Chemical compound B#B ZOCHARZZJNPSEU-UHFFFAOYSA-N 0.000 description 1
- BUMGIEFFCMBQDG-UHFFFAOYSA-N dichlorosilicon Chemical compound Cl[Si]Cl BUMGIEFFCMBQDG-UHFFFAOYSA-N 0.000 description 1
- 239000003989 dielectric material Substances 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- PZPGRFITIJYNEJ-UHFFFAOYSA-N disilane Chemical compound [SiH3][SiH3] PZPGRFITIJYNEJ-UHFFFAOYSA-N 0.000 description 1
- 238000009826 distribution Methods 0.000 description 1
- 125000001495 ethyl group Chemical group [H]C([H])([H])C([H])([H])* 0.000 description 1
- 239000012634 fragment Substances 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 239000013529 heat transfer fluid Substances 0.000 description 1
- BHEPBYXIRTUNPN-UHFFFAOYSA-N hydridophosphorus(.) (triplet) Chemical compound [PH] BHEPBYXIRTUNPN-UHFFFAOYSA-N 0.000 description 1
- 229930195733 hydrocarbon Natural products 0.000 description 1
- 150000002431 hydrogen Chemical class 0.000 description 1
- 125000004435 hydrogen atom Chemical group [H]* 0.000 description 1
- 238000010406 interfacial reaction Methods 0.000 description 1
- 230000007246 mechanism Effects 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- HDZGCSFEDULWCS-UHFFFAOYSA-N monomethylhydrazine Chemical compound CNN HDZGCSFEDULWCS-UHFFFAOYSA-N 0.000 description 1
- 150000004767 nitrides Chemical class 0.000 description 1
- 229910052757 nitrogen Inorganic materials 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 125000001997 phenyl group Chemical group [H]C1=C([H])C([H])=C(*)C([H])=C1[H] 0.000 description 1
- 230000001443 photoexcitation Effects 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 150000003376 silicon Chemical class 0.000 description 1
- 239000002210 silicon-based material Substances 0.000 description 1
- 230000003068 static effect Effects 0.000 description 1
- 238000002230 thermal chemical vapour deposition Methods 0.000 description 1
- 239000010409 thin film Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/0217—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon nitride not containing oxygen, e.g. SixNy or SixByNz
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
- C23C16/22—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the deposition of inorganic material, other than metallic material
- C23C16/30—Deposition of compounds, mixtures or solid solutions, e.g. borides, carbides, nitrides
- C23C16/34—Nitrides
- C23C16/345—Silicon nitride
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/02126—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing Si, O, and at least one of H, N, C, F, or other non-metal elements, e.g. SiOC, SiOC:H or SiONC
- H01L21/0214—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing Si, O, and at least one of H, N, C, F, or other non-metal elements, e.g. SiOC, SiOC:H or SiONC the material being a silicon oxynitride, e.g. SiON or SiON:H
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/02167—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon carbide not containing oxygen, e.g. SiC, SiC:H or silicon carbonitrides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/022—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being a laminate, i.e. composed of sublayers, e.g. stacks of alternating high-k metal oxides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
- H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
- H01L21/02271—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
- H01L21/0228—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition deposition by cyclic CVD, e.g. ALD, ALE, pulsed CVD
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/308—Chemical or electrical treatment, e.g. electrolytic etching using masks
- H01L21/3081—Chemical or electrical treatment, e.g. electrolytic etching using masks characterised by their composition, e.g. multilayer masks, materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/314—Inorganic layers
- H01L21/318—Inorganic layers composed of nitrides
- H01L21/3185—Inorganic layers composed of nitrides of siliconnitrides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02205—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition
- H01L21/02208—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition the precursor containing a compound comprising Si
- H01L21/02211—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition the precursor containing a compound comprising Si the compound being a silane, e.g. disilane, methylsilane or chlorosilane
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
- H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
- H01L21/02271—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
- H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
- H01L21/02271—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
- H01L21/02274—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition in the presence of a plasma [PECVD]
Definitions
- Embodiments of the invention generally relate to methods for depositing silicon-based materials. More specifically, the present invention relates to chemical vapor deposition techniques for fabricating multi-layer silicon nitride films.
- Silicon nitride films are commonly utilized in the fabrication of devices that form integrated circuits. These films must possess varying characteristics depending upon the particular application for which the film is being deposited. One characteristic that is critical to control for certain applications is film stress. For example, in some applications, it is desirable to form a silicon nitride film having a higher stress (as compared to an underlying silicon substrate) so as to improve electron mobility through the silicon. Such improved electron mobility increases the speed of an NMOS/NFET device.
- a silicon nitride film having a lower stress (as compared to an underlying silicon substrate) so as to minimize dislocation of the layer from, for example, the underlying substrate or to minimize the formation of dislocations in the substrate itself.
- dislocations are detrimental to device functionality as they scatter electron/hole motion and/or enhance diffusion where it is undesirable to do so.
- present manufacturing techniques utilize different processing tools to fabricate the spacer structures, resulting in increased time and cost of these components.
- a method for fabricating a multiple layer silicon nitride film on a semiconductor substrate includes providing a substrate over which the multiple layer silicon nitride film is to be formed; and forming the multiple layer silicon nitride film in a single processing reactor by: (a) depositing a base layer comprising silicon nitride on the base structure; (b) depositing a middle layer comprising a stress-controlling material on the base layer; and (c) depositing a top layer comprising silicon nitride on the middle layer.
- the stress-controlling material selectively increases or reduces the stress of the multiple layer silicon nitride film as compared to silicon nitride alone.
- a method for fabricating a multiple layer silicon nitride film on a semiconductor substrate includes forming a silicon nitride base layer upon a substrate; forming one or more middle layers upon the base layer, wherein the composition of the one or more middle layers is selected to control the stress of the multiple layer silicon nitride film; and forming a silicon nitride upper layer upon the one or more middle layers.
- FIG. 1 depicts a flow diagram illustrating a method for fabricating a multiple layer silicon nitride film having a controlled stress in accordance with one embodiment of the present invention
- FIG. 2 depicts a schematic, cross-sectional view of a substrate having a stress controlled silicon nitride film fabricated thereupon in accordance with the method of FIG. 1 ;
- FIG. 3 depicts a schematic diagram of an exemplary CVD reactor of the kind that may be used to practice portions of the method of FIG. 1 ;
- FIG. 4 depicts a flow diagram illustrating one embodiment of a method for fabricating a shallow trench isolation structure utilizing one embodiment of a multiple layer silicon nitride film of the present invention.
- FIGS. 5A-G depict a series of schematic, cross-sectional views of a shallow trench isolation structure fabricated using the method of FIG. 4 .
- the present invention is generally a method for fabricating controlled stress, multiple-layer silicon nitride films, also referred to herein as a silicon nitride stack, in integrated semiconductor circuits and devices.
- FIG. 1 depicts a flow diagram illustrating a method 100 for fabricating a multiple layer silicon nitride film over a desired location on a substrate in accordance with one embodiment of the present invention.
- the method 100 includes processing steps performed upon a substrate during fabrication of the silicon nitride stack. Sub-steps and auxiliary procedures (e.g., process control sub-steps, lithographic routines, and the like) that are well known in the art are omitted herein.
- Controlled stress, multiple-layer silicon nitride films formed as described in the method 100 are suitable for use in connection with the fabrication of, for example, field effect transistors (FET), dynamic random access memory (DRAM), flash memory, static random access memory (SRAM), advanced image sensors based on complementary metal oxide semiconductor (CMOS) structures, advanced light emitting diode (LED) structures, and the like.
- FET field effect transistors
- DRAM dynamic random access memory
- SRAM static random access memory
- CMOS complementary metal oxide semiconductor
- LED advanced light emitting diode
- Each of the steps of the method 100 can be performed using a low pressure chemical vapor deposition (LPCVD) reactor, among other suitable processing reactors known to those skilled in the art, such as chemical vapor deposition (CVD) reactors, atomic layer deposition (ALD) reactors, batch deposition reactors, and the like.
- LPCVD low pressure chemical vapor deposition
- CVD chemical vapor deposition
- ALD atomic layer deposition
- CVD atomic layer deposition
- batch deposition reactors and the like.
- an ALD reactor may be used to provide a more well-defined and controllable stack at the expense of reduced throughput/additional cost.
- a CVD reactor may be utilized to increase deposition rates and, thereby, increase throughput/reduced cost.
- each of the steps of the method 100 may be performed in-situ, i.e., in the same process chamber, or within the same process tool.
- one LPCVD reactor suitable for performing the inventive method is briefly discussed below with reference to FIG. 3 .
- one LPCVD reactor suitable for performing the method 100 is a SiNgen® Plus LPCVD reactor available from Applied Materials, Inc. of Santa Clara, Calif.
- FIG. 2 depicts a schematic, cross-sectional view of a substrate where a controlled stress, multiple-layer silicon nitride film 210 is fabricated on a substrate 200 using one embodiment of the method of FIG. 1 .
- the image in FIG. 2 is not depicted to scale and is simplified for illustrative purposes. To best understand the invention, the reader should simultaneously refer to FIGS. 1 and 2 .
- the method 100 starts at step 102 and proceeds to step 104 , where the substrate 200 is provided.
- the substrate 200 include, but are not limited, to semiconductor wafers, such as crystalline silicon (e.g., Si ⁇ 100> or Si ⁇ 111>), silicon oxide, strained silicon, SOI, silicon germanium, doped or undoped polysilicon wafers, and the like.
- semiconductor wafers such as crystalline silicon (e.g., Si ⁇ 100> or Si ⁇ 111>), silicon oxide, strained silicon, SOI, silicon germanium, doped or undoped polysilicon wafers, and the like.
- surfaces on which a controlled stress, multiple-layer silicon nitride film is formed may comprise regions of bare silicon, barrier material, low-k or high-k dielectric material, conductive material, and the like.
- the controlled stress, multiple-layer silicon nitride film may be formed upon a semiconductor substrate as part of a process of forming certain devices or structures related to an integrated circuit, such as barrier layers, spacer structures, and the like.
- the substrate 200 may be pretreated by selectively performing processes such as polishing, annealing, baking, etching, reduction, oxidation, halogenation, hydroxylation, and the like.
- the substrate 200 is a crystalline silicon wafer.
- Step 105 a multiple layer silicon nitride film 210 having a controlled stress is formed on the substrate 200 .
- Step 105 comprises a series of steps wherein a base layer 202 , a middle layer 204 , and an upper layer 206 are deposited as described in more detail below.
- a base layer comprising silicon nitride (Si 3 N 4 ) or carbon-doped silicon nitride is deposited on the substrate.
- a base layer 202 is deposited on exposed surfaces of the substrate 200 .
- the base layer 202 may be deposited over a variety of materials disposed on the substrate, for example, in connection with the fabrication of an integrated circuit or similar device.
- the base layer 202 comprises silicon nitride or carbon-doped silicon nitride and is deposited to a thickness of about 50-500 Angstroms. In one embodiment, base layer 202 is deposited to a thickness of about 250 Angstroms.
- the thickness of the base layer 202 is exemplary and is not to be taken as a limiting factor. It is contemplated that layers having other thicknesses may optionally be utilized. It is further contemplated that multiple layers similar to the base layer 202 may be additionally formed on top of the base layer 202 during step 106 .
- the base layer 202 is formed using the illustrative chemistries and processes described below.
- the base layer 202 may be doped with other elements to control film characteristics, such as the etch selectivity of the layer with respect chemistries used in further processing of the substrate.
- the base layer 202 may be doped with carbon (C). Additional processes for forming silicon nitride and doped silicon nitride films are disclosed in U.S. patent application Ser. No. 11/245,373, filed on Oct. 6, 2005, by R.
- the base layer 202 may be formed using a mixture comprising a nitridation chemical and a silicon source chemical, each in a gaseous or liquid form.
- the nitridation chemical comprises at least one of nitrogen (N 2 ), ammonia (NH 3 ), hydrazine (N 2 H 4 ) and the like
- the silicon source chemical comprises at least one of bis(tertiary butylamino)silane (BTBAS), silane (SiH 4 ), disilane (Si 2 H 6 ), dichlorosilane (SiH 2 Cl 2 ), hexachlorodisilane (Si 2 Cl 6 ), and the like.
- step 106 may use carbon-containing nitridation chemicals having a chemical formula R(C)—C X N Y R(N), where R(C) is hydrogen (H) or other hydrocarbon compound group, R(N) is nitrogen or other nitrogen containing compound group, and x and y are integers.
- suitable chemicals include (CH 3 ) 3 —N, H 3 C—NH 2 , methylamine, H 3 C—NH—NH 2 , methylhydrazine, (H 3 C)—N ⁇ N—H, and HC ⁇ N, among other such chemicals.
- step 106 may use hydrogen-containing silicon source chemicals having chemical formulas (SiR 3 ) 3 —N, (SiR 3 ) 2 N—N(SiR 3 ) 2 , or (SiR 3 )N ⁇ (SiR 3 )N, wherein R is hydrogen (H), a hydrocarbon reagent, or a fragment consisting of methyl, ethyl, phenyl, tertiary, butyl and combinations thereof.
- R contains hydrogen and is free of halogens.
- R contains hydrogen and one or more halogen elements.
- silicon source chemicals examples include (SiH 3 ) 3 —N, (SiH 3 ) 2 N—N(SiH 3 ) 2 , (SiH 3 )N ⁇ (SiH 3 )N, and trisilylamine, among other such chemicals.
- other source gases disclosed with respect to the other layers and steps described below may be utilized to form like materials in any of the layers described herein.
- Carbon-doped silicon nitride films may be formed utilizing, e.g., at least one of the carbon-containing silicon source chemicals mentioned above.
- carbon source chemicals such as C 2 H 4 , C 4 H 8 , and the like, may be added to the silicon source and nitridation chemistries disclosed above to form a carbon-doped silicon nitride film.
- the silicon nitride base layer 202 is formed in an LPCVD reactor, such as a SiNgen® Plus 300 mm reactor, by providing ammonia (NH 3 ) at about 10-15,000 sccm, and silane (SiH 4 ) at about 1-100 sccm (i.e., a NH 3 :SiH 4 flow ratio ranging from 1:10 to 15,000:1), while maintaining a substrate pedestal temperature of about 650-800° C. and a chamber pressure of about 10-350 Torr.
- the duration of the deposition process is about 10-600 sec, but may vary depending on deposition rates and desired layer thicknesses.
- One specific process provides 10,000 sccm NH 3 , 17 sccm SiH 4 (i.e., a NH 3 :SiH 4 flow ratio of 588:1), while maintaining the substrate temperature at about 700° C. and the chamber pressure at about 240 Torr.
- a carbon-doped silicon nitride base layer 202 is formed in an LPCVD reactor, such as a SiNgen® Plus 300 mm reactor, by providing ammonia (NH 3 ) at about 25-5,000 sccm, and BTBAS at about 50-1,000 mg per min, while maintaining a substrate pedestal temperature of about 600-700° C. and a chamber pressure of about 10-350 Torr.
- the duration of the deposition process may be about 10-600 sec, but may vary depending on deposition rates and desired layer thicknesses.
- One specific process provides 40 sccm NH 3 , 305 mg per min BTBAS, while maintaining the substrate temperature at about 675° C. and the chamber pressure at about 275 Torr.
- Other examples of process conditions for depositing a doped silicon nitride base layer 202 are described in the previously incorporated U.S. patent application Ser. No. 11/245,373.
- a middle layer comprising a stress-controlling material is deposited over the base layer. It is contemplated that multiple middle layers may be formed on top of the base layer during step 108 to control the stress of the multiple layer silicon nitride film 210 . It is assumed that the individual layers do not interact with each other—i.e., there are no interfacial reactions of consequence to the overall stress value of the multiple layer silicon nitride film. It is further assumed that thermal mismatch stresses are negligible and that stress control of the multiple layer silicon nitride film, or stack, is primarily achieved using the intrinsic stress of each layer. As such, the total stress, ⁇ , of a stack having from 1 to i layers and a total thickness, t, is given as:
- the one or more middle layers may be selectively formed to control the overall stress of the multiple layer silicon nitride film.
- the middle layer depends on the desired stress of the middle layer, and thereby, the desired stress of the overall multiple layer silicon nitride film 210 .
- the middle layer comprises a boron-containing material, such as boron nitride (BN) and/or boron-doped silicon nitride (SiN—B).
- BN boron nitride
- SiN—B boron-doped silicon nitride
- the middle layer comprises a carbon-containing material, such as silicon carbide (SiC) and/or carbon-doped silicon nitride (SiN—C), and/or an oxygen-containing material, such as silicon oxide (SiO 2 ) or silicon oxynitride (SiO—N).
- a carbon-containing material such as silicon carbide (SiC) and/or carbon-doped silicon nitride (SiN—C)
- an oxygen-containing material such as silicon oxide (SiO 2 ) or silicon oxynitride (SiO—N).
- the middle layer preferably comprises a doped silicon nitride, for example, a boron- or carbon-doped silicon nitride.
- a middle layer 204 is deposited over the base layer 202 .
- the middle layer 204 comprises boron-containing material such as boron nitride and/or boron-doped silicon nitride and is formed to a thickness of between approximately 50-500 Angstroms.
- the middle layer 204 comprises a carbon-containing material, such as silicon carbide and/or carbon-doped silicon nitride and may be formed to a thickness of between approximately 50-500 Angstroms.
- the thickness values for embodiments of the middle layer 204 are exemplary and are not to be taken as a limiting factor. It is contemplated that layers having other thicknesses may optionally be utilized.
- a middle layer 204 comprising a boron-containing silicon nitride film may be formed using the silicon nitride film chemistries described with respect to step 106 , above, with the addition of doping chemicals, such as at least one of boron trichloride (BCl 3 ), borane (BH 3 ), diborane (B 2 H 6 ), or other boron containing source chemical.
- doping chemicals such as at least one of boron trichloride (BCl 3 ), borane (BH 3 ), diborane (B 2 H 6 ), or other boron containing source chemical.
- a middle layer 204 comprising a carbon containing silicon nitride film may be formed using the carbon-doped silicon nitride film chemistries described with respect to step 106 , above.
- a boron-containing silicon nitride middle layer 204 may be formed by providing ammonia (NH 3 ) at about 25-5,000 sccm, BTBAS at about 50-1,000 mg per min, and a boron containing source chemical, such as B 2 H 6 (typically diluted in H 2 or He or N 2 ), BCl 3 , and the like, at about 25-500 sccm, while maintaining a substrate pedestal temperature of about 500-700° C. and a chamber pressure of about 10-350 Torr.
- the duration of the deposition process may be about 10-600 sec, but may vary depending on deposition rates and desired layer thicknesses.
- One specific process provides 40 sccm NH 3 , 305 mg per min BTBAS, and 150 sccm B 2 H 6 , while maintaining the substrate temperature at about 550° C. and a chamber pressure of about 275 Torr.
- a boron-containing middle layer 204 may be formed by providing ammonia (NH 3 ) at about 25-5,000 sccm and a boron containing source chemical such as B 2 H 6 at about 25-500 sccm, while maintaining a substrate pedestal temperature of about 500-700° C. and a chamber pressure of about 10-350 Torr.
- the duration of the deposition process may be about 10-600 sec, but may vary depending on deposition rates and desired thickness.
- One specific process provides 40 sccm NH 3 and 150 sccm B 2 H 6 , while maintaining a substrate temperature of about 650° C. and a chamber pressure of about 275 Torr.
- a carbon-containing silicon nitride middle layer 204 may be formed using the process described above in reference to step 106 .
- the carbon-containing silicon nitride middle layer 204 may be formed by providing ammonia (NH 3 ) at about 25-5,000 sccm and BTBAS at about 50-1,000 mg per min, while maintaining a substrate pedestal temperature of about 600-700° C. and a chamber pressure of about 10-350 Torr.
- the duration of the deposition process may be about 10-600 sec, but may vary depending on deposition rates and desired thickness.
- One specific process provides 40 sccm NH 3 and 305 mg per min BTBAS, while maintaining a substrate temperature of about 675° C. and a chamber pressure of about 275 Torr.
- a carbon-containing middle layer 204 may be formed by providing ammonia (NH 3 ) at about 25-5,000 sccm and a carbon containing source chemical such as C 2 H 4 at about 25-500 sccm, while maintaining a substrate pedestal temperature of about 500-700° C. and a chamber pressure of about 10-350 Torr.
- the duration of the deposition process may be about 10-600 sec, but may vary depending on deposition rates and desired thickness.
- One specific process provides 40 sccm NH 3 and 150 sccm C 2 H 4 , while maintaining a substrate temperature of about 650° C. and a chamber pressure of about 275 Torr.
- an upper layer is formed atop the middle layer(s) to complete the multiple layer silicon nitride film.
- the upper layer generally comprises silicon nitride or carbon-doped silicon nitride and, in one embodiment, is formed using the process described above in reference to step 106 .
- the upper layer may be formed to a thickness of between approximately 50-500 Angstroms. In one embodiment, the thickness of the upper layer is approximately 250 Angstroms.
- the thickness of the upper layer is exemplary and is not to be considered limiting. It is further contemplated that multiple layers similar to the upper layer 204 may additionally be formed on top of the middle layer 204 during step 110 .
- the total thickness of the multiple layer silicon nitride film is generally between about 200-800 Angstroms. In one embodiment, the total thickness of the multiple layer silicon nitride film is about 750 Angstroms. It is contemplated that the thickness of any or all of the base, middle, and/or upper layers may be adjusted based upon the desired stress or other characteristics required for a particular application.
- the stress, ⁇ f , in a thin film on a substrate is given by Stoney's equation:
- ⁇ f t s 2 ⁇ E s ⁇ ( biaxial ) t f ⁇ 6 ⁇ ⁇ R ⁇ ( 1 - v s ) ( Equation ⁇ ⁇ 2 )
- t s and t f the substrate and film thicknesses, respectively
- E s and v s is the Young's modulus and Poisson's ratio of the substrate
- R is the radius of deflection. Stoney's equation and equation 1, above, show that stress is a function of the intrinsic stress of the individual layers and of the thickness of the individual layers. As discussed above, this can be utilized to control the overall film stack stress. As such, knowing the intrinsic stress of each layer, and the boundary conditions of final stress and final thickness required for a particular application allows for the optimal thickness of each layer to be predetermined.
- an upper layer 206 is deposited atop the middle layer 204 .
- the layers 202 , 204 , and 206 form the multiple layer silicon nitride film 210 .
- method 100 ends.
- the method 100 advantageously utilizes characteristics of component layers and forms multiple layer silicon nitride films having controlled film stress. More particularly, the film stress can be selectively controlled to either increase or decrease the stress of the resultant deposited film by selection and control of the formation of one or more middle layers of the multiple layer silicon nitride film. Thus, it is possible to control the stress of a particular multiple layer silicon nitride film by sequentially depositing various material layers as disclosed hereinabove. Additionally, the layers may advantageously be formed in a single processing reactor, thereby preventing contamination of the multiple layer silicon nitride film layers. After completion of the multiple layer silicon nitride film, additional processing may continue in the same or other process chambers to complete the formation of various devices on the substrate, for example, to continue fabrication of a FET device.
- FIG. 4 depicts a flow diagram illustrating a method 400 for fabricating a shallow trench isolation (STI) structure in a substrate utilizing one embodiment of a multiple layer silicon nitride film in accordance with one embodiment of the teachings disclosed above.
- the objective is to reduce the stress of the overall film stack.
- the method 400 includes various processing steps performed upon a substrate during fabrication of the STI structure. Sub-steps and auxiliary procedures well known in the art (e.g., process control sub-steps, lithographic routines, and the like) are omitted herein for the sake of clarity.
- FIGS. 5A-G together depict a series of schematic, cross-sectional views of a shallow trench isolation (STI) structure being formed in a substrate utilizing one embodiment of a multiple layer silicon nitride film using one embodiment of the method of FIG. 4 .
- the STI structure is formed in a region of a substrate 502 disposed between adjacent devices (not shown), for example transistors, to be subsequently formed on the substrate 502 .
- FIGS. 5A-G relate to individual processing steps performed to fabricate the STI structure in a substrate, for example, in connection with the fabrication of a field effect transistor (FET).
- FET field effect transistor
- prior and subsequent processing steps that may be performed on the substrate, for example, in connection with the fabrication of the FET or other devices or structures upon a semiconductor substrate are not shown.
- the images in FIGS. 5A-G are not depicted to scale and are simplified for illustrative purposes. To best understand the invention, the reader should simultaneously refer to FIGS. 4 and 5 A-G.
- the method 400 starts at step 402 and proceeds to step 404 , where a pad oxide layer 504 is formed on the substrate 502 , as depicted in FIG. 5A .
- the substrate 502 may be similar to the substrate 200 described above with respect to FIG. 2 .
- the substrate 502 may be pretreated by selectively performing processes such as polishing, annealing, baking, etching, reduction, oxidation, halogenation, hydroxylation, and the like.
- the substrate 502 is a crystalline silicon wafer.
- the pad oxide layer 504 may be formed to a thickness of about 100 to 500 Angstroms from, e.g., silicon oxide (SiO 2 ), silicon oxynitride (SiON), and the like. It is contemplated that other materials and thicknesses may be used to form the pad oxide layer 504 used in connection with fabrication of STI structures.
- the pad oxide layer 504 may be formed in any suitable reactor, for example the SiNgen® Plus LPCVD reactor. Examples of suitable processes for forming the pad oxide layer 504 are disclosed in U.S. Pat. No. 6,713,127, issued Mar. 30, 2004 to Subramony, et al. (hereinafter the '127 patent), which is hereby incorporated by reference in its entirety.
- a multiple layer silicon nitride film 505 is deposited over the pad oxide layer 504 , as depicted in FIG. 5B .
- the multiple layer silicon nitride film 505 is similar to the multiple layer silicon nitride film 210 disclosed above with reference to FIG. 2 .
- the multiple layer silicon nitride film 505 comprises a base layer 506 formed atop the pad oxide layer 504 (step 406 ), a middle layer 407 formed atop the base layer 506 (step 407 ), and an upper layer 508 formed atop the middle layer 507 (step 408 ).
- the base layer 506 is deposited on the pad oxide layer 504 .
- the base layer 506 may be deposited to a thickness of about 500-2,500 Angstroms. In one embodiment, base layer 506 is deposited to a thickness of about 1162.5 Angstroms. It is contemplated that layers having other thicknesses may also be utilized.
- the base layer 506 is generally similar to the base layer 202 described above with reference to FIG. 2 .
- the base layer 506 may have a low-stress interface with the pad oxide layer 504 to facilitate reduction in dislocations of the substrate 502 , e.g., dislocations in the crystalline structure of a silicon substrate.
- the reduction in dislocations of the substrate 502 facilitates reduction in electrical leakage due to electron hopping along those dislocations in the substrate 502 .
- Examples of other chemistries and process conditions suitable for forming a base layer 506 having suitable characteristics for use in the fabrication of STI and other structures is disclosed in U.S.
- the middle layer 507 is deposited over the base layer 506 .
- the middle layer 507 is similar to the middle layer 204 described above with respect to FIG. 2 .
- the middle layer 507 comprises carbon-doped silicon nitride and/or silicon carbide in order to further reduce the stress of the multiple layer silicon nitride film 505 , thereby further reducing the potential for dislocations forming in the substrate 502 .
- the middle layer 507 may be deposited to a thickness of about 100-2,000 Angstroms. In one embodiment, the middle layer 507 is deposited to a thickness of about 387.5 Angstroms. It is contemplated that layers having other thicknesses may optionally be utilized.
- one or more additional layers may be deposited between the base layer 506 and the upper layer 508 as described above with respect to FIG. 1 .
- the upper layer 508 is deposited over the base layer 506 .
- the upper layer 508 may be deposited to a thickness of about 100-2,000 Angstroms.
- the upper layer 508 is similar to the upper layer 206 described above with respect to FIG. 2 .
- upper layer 508 is deposited to a thickness of about 387.5 Angstroms. It is contemplated that layers having other thicknesses may optionally be utilized.
- the total thickness of the multiple layer silicon nitride film 505 is generally between about 500-2500 Angstroms.
- the process parameters utilized to form the upper layer 508 may be selectively controlled to form a film having a high oxidation resistance, for example, to facilitate resistance of the multiple layer silicon nitride film 505 to subsequent oxidation processes that may be performed in the STI structure fabrication process.
- the upper layer 508 may further be controlled to have a refractive index (RI) that is optimized, for example, to facilitate photoresist deposition and patterning and subsequent trench etching steps in the STI structure fabrication process. Examples of such process control are described in the previously incorporated U.S. patent application Ser. No. 11/273,380.
- a photoresist layer 510 is deposited on the upper layer 508 and patterned to form an opening 512 , as depicted in FIG. 5C .
- the photoresist layer 510 may generally be formed to a thickness of about 2,000-8,000 Angstroms. However, it is contemplated that the thickness of the photoresist layer 510 may be any thickness suitable for subsequent processing and formation of the STI structure.
- the opening 512 is of a size and shape that corresponds to the region where the trench of the STI structure is to be formed.
- the photoresist layer 510 may deposited and patterned using conventional methods known in the art.
- a trench 514 is etched through the multiple layer silicon nitride film 505 and the pad oxide layer 504 and into the substrate 502 , as depicted in FIG. 5D .
- the trench 514 of the STI structure is generally about 2,000-4,000 Angstroms deep and about 1,000-3,000 Angstroms wide. However, it is contemplated that the depth and width of the trench 514 may be any suitable value for use as an STI structure.
- the trench 514 may be formed by conventional etch methods.
- the exposed surfaces of the trench are oxidized to form a trench liner 516 , as depicted in FIG. 5E .
- the trench liner 516 generally comprises a layer of silicon oxide formed on the exposed surfaces of the substrate 502 that define the boundaries of the trench 514 .
- the trench liner 516 is generally between about 50-200 Angstroms thick. However, it is contemplated that the thickness of the liner 516 may be any suitable value for use as a trench liner in an STI structure.
- the trench liner 516 may be formed by any suitable oxidation process, for example, an in-situ steam generation (ISSG) process in a rapid thermal processing (RTP) chamber, such as a RADOXTM chamber available from Applied Materials, of Santa Clara, Calif., or by furnace oxidation.
- ISSG in-situ steam generation
- RTP rapid thermal processing
- a layer of material 518 is deposited to fill the trench 514 , as depicted in FIG. 5F .
- the material 518 may comprise silicon oxide, boron and/or phosphorous doped silicon oxide, or the like.
- the material 518 is generally deposited in a manner that conformally coats the trench liner 516 and fills the trench 514 .
- the material 518 may be deposited by any suitable method such as chemical vapor deposition (CVD), spin-on coating, and the like, as is known in the art.
- the excess material 518 , the multiple layer silicon nitride film 505 , and the pad oxide layer 504 are removed, leaving an STI structure 500 having an upper surface that is substantially flush with an upper surface of the substrate 502 .
- the excess material 518 , the multiple layer silicon nitride film 505 , and the pad oxide layer 504 may be removed by any suitable process, such as chemical mechanical polishing (CMP), etching, and the like.
- CMP chemical mechanical polishing
- step 420 the method 400 ends.
- additional processing may continue in the same or other process chambers to complete the formation of various devices on the substrate.
- the substrate 502 having the STI structure 500 formed therein may undergo further processing to form transistors or other devices to be isolated from each other on either side of the STI structure 500 .
- a stress-controlled, multiple-layer silicon nitride film having a high stress may be utilized to increase the stress induced on an underlying substrate.
- a stress-controlled, multiple-layer silicon nitride film having a high stress may be formed in place of the nitride etch stop layers described in U.S. patent application Ser. No. 10/885,969, filed Jul. 6, 2004 by lyer, et al., and entitled, “SILICON NITRIDE FILM WITH STRESS CONTROL.”
- FIG. 3 depicts a schematic diagram of one exemplary LPCVD reactor 300 that may be used to practice portions of the method 100 of FIG. 1 .
- suitable LPCVD reactors are described in U.S. patent application Ser. No. 10/911,208, filed Aug. 4, 2004 by lyer, et al., and U.S. patent application Ser. No. 11/147,938, filed Jun. 8, 2005 by Smith, et al.
- the reactor 300 comprises a processing chamber 301 , a pumping system 338 , a gas panel 336 , a power source 316 , and a controller 346 .
- the processing chamber 301 generally includes an upper assembly 303 , a bottom assembly 308 , and a pedestal lift assembly 331 .
- the upper assembly 303 generally comprises a lid 310 having an inlet port 334 and a showerhead 344 .
- the bottom assembly 308 houses a substrate support pedestal 324 and comprises a chamber body 302 having a wall 306 .
- a substrate access port 328 is formed in the chamber body 302 to facilitate entry and egress of a substrate 322 into and out of the processing chamber 301 .
- the pedestal lift assembly 331 is coupled to the substrate support pedestal 324 and comprises a lift mechanism 330 , a lift plate 318 and a set of lift pins 314 .
- the substrate support pedestal 324 is disposed in an internal volume 304 of the processing chamber 301 and, during processing, supports the substrate 322 .
- the pedestal 324 includes a heater 320 configured to regulate the temperature of the substrate 322 and/or temperature in the internal volume 304 .
- the heater 320 is coupled to the power source 316 and capable of maintaining the substrate 322 at a temperature of up to about 800° C.
- the showerhead 344 provides, through a plurality of openings 354 , distribution of gases or vapors delivered from the gas panel 336 . Size, geometry, number, and location of the openings 354 are selectively chosen to facilitate a predefined pattern of gas/vapor flow to the substrate 322 .
- the gas panel 336 provides process chemicals, in liquid and/or gaseous form, to the processing chamber 301 .
- the gas panel 336 is coupled to the lid 310 using a plurality of gas lines 340 .
- Each gas line 340 may be selectively adapted for transferring specific chemical(s) from the gas panel 336 to the inlet port 334 , as well as be temperature controlled.
- the pedestal lift assembly 331 controls the elevation of the pedestal 324 between a processing position (as shown in FIG. 3 ) and a lowered position from which the substrate 322 may transported, through the substrate access port 328 , into and out of the processing chamber 301 .
- the assembly 331 is sealingly coupled to the chamber body 302 using a flexible bellows 332 and, optionally, is configured to rotate the substrate support pedestal 324 .
- the wall 306 may be thermally regulated.
- a plurality of conduits 312 are disposed in the wall 306 and configured to circulate a heat transfer fluid regulating the temperature of the wall.
- the pumping system 338 is coupled to a pumping port 326 formed in the wall 306 .
- the pumping system 338 generally includes a throttle valve and one or more pumps arranged to control the pressure in the internal volume 304 .
- Gases flowing out of the processing chamber 301 are routed through a pumping ring 342 to enhance gas flow uniformity across the surface of the substrate 322 .
- One such pumping ring is described in U.S. patent Ser. No. 10/911,208, filed Oct. 4, 2004, by lyer, et al., and entitled “Thermal Chemical Vapor Deposition of Silicon Nitride Using BTBAS Bis(Tertiary-Butylamino Silane) in a Single Wafer Chamber,” which is herein incorporated by reference.
- the reactor 300 may comprise a photoexcitation system delivering radiant energy to the substrate 322 through windows in the lid 310 , as well as a remote plasma source coupled to the inlet port 334 .
- the system controller 346 generally comprises a central processing unit (CPU) 350 , a memory 343 , and support circuits 352 and is coupled to and controls modules and apparatuses of the reactor 300 . In operation, the controller 346 directly controls modules and apparatus of the system 300 or, alternatively, administers computers (and/or controllers) associated with these modules and apparatuses.
- CPU central processing unit
- memory 343 volatile and re-volatile memory
- support circuits 352 generally comprises a central processing unit (CPU) 350 , a memory 343 , and support circuits 352 and is coupled to and controls modules and apparatuses of the reactor 300 . In operation, the controller 346 directly controls modules and apparatus of the system 300 or, alternatively, administers computers (and/or controllers) associated with these modules and apparatuses.
Landscapes
- Engineering & Computer Science (AREA)
- Chemical & Material Sciences (AREA)
- Manufacturing & Machinery (AREA)
- General Physics & Mathematics (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Chemical Kinetics & Catalysis (AREA)
- General Chemical & Material Sciences (AREA)
- Inorganic Chemistry (AREA)
- Materials Engineering (AREA)
- Mechanical Engineering (AREA)
- Metallurgy (AREA)
- Organic Chemistry (AREA)
- Formation Of Insulating Films (AREA)
- Chemical Vapour Deposition (AREA)
- Semiconductor Memories (AREA)
Abstract
Description
wherein σi is the stress of the individual ith layer of the stack, and ti is the thickness of the individual ith layer of the stack (i.e., t1+t2+ . . . +ti=t). Thus, the one or more middle layers may be selectively formed to control the overall stress of the multiple layer silicon nitride film.
Wherein ts and tf are the substrate and film thicknesses, respectively, Es and vs is the Young's modulus and Poisson's ratio of the substrate, and R is the radius of deflection. Stoney's equation and equation 1, above, show that stress is a function of the intrinsic stress of the individual layers and of the thickness of the individual layers. As discussed above, this can be utilized to control the overall film stack stress. As such, knowing the intrinsic stress of each layer, and the boundary conditions of final stress and final thickness required for a particular application allows for the optimal thickness of each layer to be predetermined.
Claims (18)
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/273,381 US7416995B2 (en) | 2005-11-12 | 2005-11-12 | Method for fabricating controlled stress silicon nitride films |
PCT/US2006/039906 WO2007058720A1 (en) | 2005-11-12 | 2006-10-12 | Method for fabricating controlled stress silicon nitride films |
TW095139054A TWI373808B (en) | 2005-11-12 | 2006-10-23 | Method for fabricating controlled stress silicon nitride films |
CN2006101498880A CN1964002B (en) | 2005-11-12 | 2006-10-27 | Method for fabricating controlled stress silicon nitride films |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/273,381 US7416995B2 (en) | 2005-11-12 | 2005-11-12 | Method for fabricating controlled stress silicon nitride films |
Publications (2)
Publication Number | Publication Date |
---|---|
US20070111546A1 US20070111546A1 (en) | 2007-05-17 |
US7416995B2 true US7416995B2 (en) | 2008-08-26 |
Family
ID=38041503
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/273,381 Expired - Fee Related US7416995B2 (en) | 2005-11-12 | 2005-11-12 | Method for fabricating controlled stress silicon nitride films |
Country Status (4)
Country | Link |
---|---|
US (1) | US7416995B2 (en) |
CN (1) | CN1964002B (en) |
TW (1) | TWI373808B (en) |
WO (1) | WO2007058720A1 (en) |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080124946A1 (en) * | 2006-11-28 | 2008-05-29 | Air Products And Chemicals, Inc. | Organosilane compounds for modifying dielectrical properties of silicon oxide and silicon nitride films |
US20100096687A1 (en) * | 2008-10-21 | 2010-04-22 | Applied Materials, Inc. | Non-volatile memory having silicon nitride charge trap layer |
US20100248497A1 (en) * | 2009-03-31 | 2010-09-30 | Applied Materials, Inc. | Methods and apparatus for forming nitrogen-containing layers |
US20100248435A1 (en) * | 2009-03-31 | 2010-09-30 | Applied Materials, Inc. | Method of selective nitridation |
US20100270609A1 (en) * | 2009-04-22 | 2010-10-28 | Applied Materials, Inc. | Modification of charge trap silicon nitride with oxygen plasma |
US20110198734A1 (en) * | 2006-04-30 | 2011-08-18 | Semiconductor Manufacturing International (Shanghai) Corporation | Method of improving a shallow trench isolation gapfill process |
US20110223765A1 (en) * | 2010-03-15 | 2011-09-15 | Applied Materials, Inc. | Silicon nitride passivation layer for covering high aspect ratio features |
US9054048B2 (en) | 2011-07-05 | 2015-06-09 | Applied Materials, Inc. | NH3 containing plasma nitridation of a layer on a substrate |
Families Citing this family (29)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2007043147A (en) * | 2005-07-29 | 2007-02-15 | Samsung Electronics Co Ltd | Method of forming silicon-rich nanocrystal structure using atomic layer deposition process and method of manufacturing nonvolatile semiconductor device using the same |
US20090120368A1 (en) * | 2007-11-08 | 2009-05-14 | Applied Materials, Inc. | Rotating temperature controlled substrate pedestal for film uniformity |
US20090120584A1 (en) * | 2007-11-08 | 2009-05-14 | Applied Materials, Inc. | Counter-balanced substrate support |
US7732324B2 (en) * | 2007-12-20 | 2010-06-08 | Texas Instruments Incorporated | Semiconductor device having improved adhesion and reduced blistering between etch stop layer and dielectric layer |
US20090159958A1 (en) * | 2007-12-20 | 2009-06-25 | Spansion Llc | Electronic device including a silicon nitride layer and a process of forming the same |
US7704884B2 (en) * | 2008-04-11 | 2010-04-27 | Micron Technology, Inc. | Semiconductor processing methods |
US8338220B2 (en) * | 2009-02-06 | 2012-12-25 | Applied Materials, Inc. | Negatively charged passivation layer in a photovoltaic cell |
CN102687252A (en) * | 2009-12-30 | 2012-09-19 | 应用材料公司 | Dielectric film growth with radicals produced using flexible nitrogen/hydrogen ratio |
US8563445B2 (en) | 2010-03-05 | 2013-10-22 | Applied Materials, Inc. | Conformal layers by radical-component CVD |
US20120213940A1 (en) * | 2010-10-04 | 2012-08-23 | Applied Materials, Inc. | Atomic layer deposition of silicon nitride using dual-source precursor and interleaved plasma |
US9285168B2 (en) | 2010-10-05 | 2016-03-15 | Applied Materials, Inc. | Module for ozone cure and post-cure moisture treatment |
US8664127B2 (en) | 2010-10-15 | 2014-03-04 | Applied Materials, Inc. | Two silicon-containing precursors for gapfill enhancing dielectric liner |
US20120180954A1 (en) | 2011-01-18 | 2012-07-19 | Applied Materials, Inc. | Semiconductor processing system and methods using capacitively coupled plasma |
US10283321B2 (en) | 2011-01-18 | 2019-05-07 | Applied Materials, Inc. | Semiconductor processing system and methods using capacitively coupled plasma |
US8598675B2 (en) * | 2011-02-10 | 2013-12-03 | Taiwan Semiconductor Manufacturing Company, Ltd. | Isolation structure profile for gap filling |
US8716154B2 (en) | 2011-03-04 | 2014-05-06 | Applied Materials, Inc. | Reduced pattern loading using silicon oxide multi-layers |
US9404178B2 (en) | 2011-07-15 | 2016-08-02 | Applied Materials, Inc. | Surface treatment and deposition for reduced outgassing |
US8617989B2 (en) | 2011-09-26 | 2013-12-31 | Applied Materials, Inc. | Liner property improvement |
US8551891B2 (en) | 2011-10-04 | 2013-10-08 | Applied Materials, Inc. | Remote plasma burn-in |
JP5758829B2 (en) * | 2012-03-27 | 2015-08-05 | 東京エレクトロン株式会社 | Method for forming boron-containing silicon oxycarbonitride film and method for forming silicon oxycarbonitride film |
CN103489778B (en) * | 2012-06-11 | 2016-03-30 | 中芯国际集成电路制造(上海)有限公司 | A kind of manufacture method of semiconductor device |
US8669135B2 (en) * | 2012-08-10 | 2014-03-11 | Taiwan Semiconductor Manufacturing Company, Ltd. | System and method for fabricating a 3D image sensor structure |
US8889566B2 (en) | 2012-09-11 | 2014-11-18 | Applied Materials, Inc. | Low cost flowable dielectric films |
US9018108B2 (en) | 2013-01-25 | 2015-04-28 | Applied Materials, Inc. | Low shrinkage dielectric films |
US9412581B2 (en) | 2014-07-16 | 2016-08-09 | Applied Materials, Inc. | Low-K dielectric gapfill by flowable deposition |
US10879177B2 (en) * | 2015-06-19 | 2020-12-29 | Applied Materials, Inc. | PVD deposition and anneal of multi-layer metal-dielectric film |
CN109887997A (en) * | 2019-01-22 | 2019-06-14 | 江西兆驰半导体有限公司 | A kind of Ill-nitride layer on silicon substrate |
CN110265407A (en) * | 2019-06-12 | 2019-09-20 | 武汉华星光电技术有限公司 | The production method of array substrate, display panel and array substrate |
FI129628B (en) * | 2019-09-25 | 2022-05-31 | Beneq Oy | Method and apparatus for processing surface of a substrate |
Citations (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5122889A (en) | 1988-12-22 | 1992-06-16 | Nec Corporation | Active matrix liquid crystal display using mim diodes having symmetrical voltage-current characteristics as switching elements |
US5472890A (en) * | 1994-04-28 | 1995-12-05 | Nec Corporation | Method for fabricating an insulating gate field effect transistor |
US5541434A (en) | 1992-09-11 | 1996-07-30 | Inmos Limited | Semiconductor device incorporating a contact for electrically connecting adjacent portions within the semiconductor device |
US5670431A (en) | 1996-06-13 | 1997-09-23 | Taiwan Semiconductor Manufacturing Company Ltd. | Method of forming an ultra thin dielectric film for a capacitor |
US6501122B1 (en) | 1998-04-02 | 2002-12-31 | Chartered Semiconductor Manufacturing Ltd. | Flash device having a large planar area ono interpoly dielectric |
US20030124818A1 (en) | 2001-12-28 | 2003-07-03 | Applied Materials, Inc. | Method and apparatus for forming silicon containing films |
US20030201540A1 (en) * | 2002-04-24 | 2003-10-30 | Samsung Electronics Co., Ltd. | Insulating layers in semiconductor devices having a multi-layer nanolaminate structure of SiNx thin film and BN thin film and methods for forming the same |
US20030232514A1 (en) | 2002-03-05 | 2003-12-18 | Young-Seok Kim | Method for forming a thin film using an atomic layer deposition (ALD) process |
US6713127B2 (en) | 2001-12-28 | 2004-03-30 | Applied Materials, Inc. | Methods for silicon oxide and oxynitride deposition using single wafer low pressure CVD |
US20040061118A1 (en) | 2002-06-11 | 2004-04-01 | Semiconductor Energy Laboratory Co., Ltd. | Light emitting device and manufacturing method thereof |
US6821825B2 (en) | 2001-02-12 | 2004-11-23 | Asm America, Inc. | Process for deposition of semiconductor films |
US20050109276A1 (en) | 2003-11-25 | 2005-05-26 | Applied Materials, Inc. | Thermal chemical vapor deposition of silicon nitride using BTBAS bis(tertiary-butylamino silane) in a single wafer chamber |
US20050287747A1 (en) * | 2004-06-29 | 2005-12-29 | International Business Machines Corporation | Doped nitride film, doped oxide film and other doped films |
US20060160341A1 (en) | 2005-01-14 | 2006-07-20 | Industrial Technology Research Institute | Method for fabricating semiconductor device |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5010024A (en) * | 1987-03-04 | 1991-04-23 | Advanced Micro Devices, Inc. | Passivation for integrated circuit structures |
US5795833A (en) * | 1996-08-01 | 1998-08-18 | Taiwan Semiconductor Manufacturing Company, Ltd | Method for fabricating passivation layers over metal lines |
-
2005
- 2005-11-12 US US11/273,381 patent/US7416995B2/en not_active Expired - Fee Related
-
2006
- 2006-10-12 WO PCT/US2006/039906 patent/WO2007058720A1/en active Application Filing
- 2006-10-23 TW TW095139054A patent/TWI373808B/en not_active IP Right Cessation
- 2006-10-27 CN CN2006101498880A patent/CN1964002B/en not_active Expired - Fee Related
Patent Citations (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5122889A (en) | 1988-12-22 | 1992-06-16 | Nec Corporation | Active matrix liquid crystal display using mim diodes having symmetrical voltage-current characteristics as switching elements |
US5541434A (en) | 1992-09-11 | 1996-07-30 | Inmos Limited | Semiconductor device incorporating a contact for electrically connecting adjacent portions within the semiconductor device |
US5472890A (en) * | 1994-04-28 | 1995-12-05 | Nec Corporation | Method for fabricating an insulating gate field effect transistor |
US5670431A (en) | 1996-06-13 | 1997-09-23 | Taiwan Semiconductor Manufacturing Company Ltd. | Method of forming an ultra thin dielectric film for a capacitor |
US6501122B1 (en) | 1998-04-02 | 2002-12-31 | Chartered Semiconductor Manufacturing Ltd. | Flash device having a large planar area ono interpoly dielectric |
US6821825B2 (en) | 2001-02-12 | 2004-11-23 | Asm America, Inc. | Process for deposition of semiconductor films |
US20030124818A1 (en) | 2001-12-28 | 2003-07-03 | Applied Materials, Inc. | Method and apparatus for forming silicon containing films |
US6713127B2 (en) | 2001-12-28 | 2004-03-30 | Applied Materials, Inc. | Methods for silicon oxide and oxynitride deposition using single wafer low pressure CVD |
US20030232514A1 (en) | 2002-03-05 | 2003-12-18 | Young-Seok Kim | Method for forming a thin film using an atomic layer deposition (ALD) process |
US20030201540A1 (en) * | 2002-04-24 | 2003-10-30 | Samsung Electronics Co., Ltd. | Insulating layers in semiconductor devices having a multi-layer nanolaminate structure of SiNx thin film and BN thin film and methods for forming the same |
US20040061118A1 (en) | 2002-06-11 | 2004-04-01 | Semiconductor Energy Laboratory Co., Ltd. | Light emitting device and manufacturing method thereof |
US20050109276A1 (en) | 2003-11-25 | 2005-05-26 | Applied Materials, Inc. | Thermal chemical vapor deposition of silicon nitride using BTBAS bis(tertiary-butylamino silane) in a single wafer chamber |
US20050287747A1 (en) * | 2004-06-29 | 2005-12-29 | International Business Machines Corporation | Doped nitride film, doped oxide film and other doped films |
US20060160341A1 (en) | 2005-01-14 | 2006-07-20 | Industrial Technology Research Institute | Method for fabricating semiconductor device |
Non-Patent Citations (2)
Title |
---|
Smith, J. W., et al., "Thermal Chemical Vapor Deposition of Bis(Tertiary-Butylamino) Silane-baed Silicon Nitride Thin Films", Journal of the Electrochemical Society, 152 (4), (2005),G316-G321. |
Tamaoki, Naoki , et al., "Low-Temperature Solution for Silicon Nitride LPCVD Using CI-Free Inorganic Trisilylamine", in Chemical Vapor Deposition XVI and EUROCVD 14, vol. 1, Proceedings of the International Sumposium, M.D. Allendorf et al., Eds.; Proceedings Volumne Aug. 2003,693-700. |
Cited By (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110198734A1 (en) * | 2006-04-30 | 2011-08-18 | Semiconductor Manufacturing International (Shanghai) Corporation | Method of improving a shallow trench isolation gapfill process |
US20080124946A1 (en) * | 2006-11-28 | 2008-05-29 | Air Products And Chemicals, Inc. | Organosilane compounds for modifying dielectrical properties of silicon oxide and silicon nitride films |
US20100096687A1 (en) * | 2008-10-21 | 2010-04-22 | Applied Materials, Inc. | Non-volatile memory having silicon nitride charge trap layer |
US20100096688A1 (en) * | 2008-10-21 | 2010-04-22 | Applied Materials, Inc. | Non-volatile memory having charge trap layer with compositional gradient |
US20100099247A1 (en) * | 2008-10-21 | 2010-04-22 | Applied Materials Inc. | Flash memory with treated charge trap layer |
US8501568B2 (en) | 2008-10-21 | 2013-08-06 | Applied Materials, Inc. | Method of forming flash memory with ultraviolet treatment |
US7816205B2 (en) | 2008-10-21 | 2010-10-19 | Applied Materials, Inc. | Method of forming non-volatile memory having charge trap layer with compositional gradient |
US8252653B2 (en) | 2008-10-21 | 2012-08-28 | Applied Materials, Inc. | Method of forming a non-volatile memory having a silicon nitride charge trap layer |
US20100248497A1 (en) * | 2009-03-31 | 2010-09-30 | Applied Materials, Inc. | Methods and apparatus for forming nitrogen-containing layers |
US7972933B2 (en) | 2009-03-31 | 2011-07-05 | Applied Materials, Inc. | Method of selective nitridation |
US8481433B2 (en) | 2009-03-31 | 2013-07-09 | Applied Materials, Inc. | Methods and apparatus for forming nitrogen-containing layers |
US20100248435A1 (en) * | 2009-03-31 | 2010-09-30 | Applied Materials, Inc. | Method of selective nitridation |
US8546273B2 (en) | 2009-03-31 | 2013-10-01 | Applied Materials, Inc. | Methods and apparatus for forming nitrogen-containing layers |
US8198671B2 (en) | 2009-04-22 | 2012-06-12 | Applied Materials, Inc. | Modification of charge trap silicon nitride with oxygen plasma |
US20100270609A1 (en) * | 2009-04-22 | 2010-10-28 | Applied Materials, Inc. | Modification of charge trap silicon nitride with oxygen plasma |
US20110223765A1 (en) * | 2010-03-15 | 2011-09-15 | Applied Materials, Inc. | Silicon nitride passivation layer for covering high aspect ratio features |
US8563095B2 (en) | 2010-03-15 | 2013-10-22 | Applied Materials, Inc. | Silicon nitride passivation layer for covering high aspect ratio features |
US9054048B2 (en) | 2011-07-05 | 2015-06-09 | Applied Materials, Inc. | NH3 containing plasma nitridation of a layer on a substrate |
Also Published As
Publication number | Publication date |
---|---|
US20070111546A1 (en) | 2007-05-17 |
TWI373808B (en) | 2012-10-01 |
CN1964002B (en) | 2010-09-29 |
TW200729343A (en) | 2007-08-01 |
CN1964002A (en) | 2007-05-16 |
WO2007058720A1 (en) | 2007-05-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7416995B2 (en) | Method for fabricating controlled stress silicon nitride films | |
US7465669B2 (en) | Method of fabricating a silicon nitride stack | |
US7294581B2 (en) | Method for fabricating silicon nitride spacer structures | |
US7473655B2 (en) | Method for silicon based dielectric chemical vapor deposition | |
US7365029B2 (en) | Method for silicon nitride chemical vapor deposition | |
US7371649B2 (en) | Method of forming carbon-containing silicon nitride layer | |
US7488690B2 (en) | Silicon nitride film with stress control | |
US8759223B2 (en) | Double patterning etching process | |
KR101164688B1 (en) | Method for producing gate stack sidewall spacers | |
US20030124818A1 (en) | Method and apparatus for forming silicon containing films | |
US11018223B2 (en) | Methods for forming device isolation for semiconductor applications | |
CN101436533A (en) | Modulating the stress of poly-crystaline silicon films and surrounding layers through the use of dopants and multi-layer silicon films with controlled crystal structure | |
US20190267229A1 (en) | Semiconductor device and method of manufacturing the same | |
CN111095524B (en) | Apparatus and method for fabricating semiconductor structures using protective barrier layers | |
TW202034378A (en) | Integrated circuit structure and method of forming the same | |
JP2004303799A (en) | Semiconductor device and method for manufacturing the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: APPLIED MATERIALS, INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:IYER, R. SURYANARAYANAN;TANDON, SANJEEV;SMITH, JACOB W.;REEL/FRAME:017243/0988;SIGNING DATES FROM 20051027 TO 20051103 Owner name: APPLIED MATERIALS, INC.,CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:IYER, R. SURYANARAYANAN;TANDON, SANJEEV;SMITH, JACOB W.;SIGNING DATES FROM 20051027 TO 20051103;REEL/FRAME:017243/0988 |
|
CC | Certificate of correction | ||
FPAY | Fee payment |
Year of fee payment: 4 |
|
REMI | Maintenance fee reminder mailed | ||
LAPS | Lapse for failure to pay maintenance fees | ||
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20160826 |