US7326615B2 - Method for manufacturing electronic non-volatile memory devices integrated in a semiconductor substrate - Google Patents
Method for manufacturing electronic non-volatile memory devices integrated in a semiconductor substrate Download PDFInfo
- Publication number
- US7326615B2 US7326615B2 US11/319,750 US31975005A US7326615B2 US 7326615 B2 US7326615 B2 US 7326615B2 US 31975005 A US31975005 A US 31975005A US 7326615 B2 US7326615 B2 US 7326615B2
- Authority
- US
- United States
- Prior art keywords
- circuitry
- filling
- forming
- transistors
- dielectric layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active, expires
Links
- 238000000034 method Methods 0.000 title claims abstract description 63
- 239000000758 substrate Substances 0.000 title claims abstract description 26
- 239000004065 semiconductor Substances 0.000 title claims abstract description 25
- 238000004519 manufacturing process Methods 0.000 title claims description 13
- 239000011159 matrix material Substances 0.000 claims abstract description 51
- 230000015654 memory Effects 0.000 claims abstract description 47
- 125000006850 spacer group Chemical group 0.000 claims abstract description 16
- 229910021332 silicide Inorganic materials 0.000 claims abstract description 8
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 claims abstract description 8
- 238000005530 etching Methods 0.000 claims description 14
- 239000000463 material Substances 0.000 claims description 10
- 238000000280 densification Methods 0.000 claims description 2
- 238000007669 thermal treatment Methods 0.000 claims description 2
- 239000003989 dielectric material Substances 0.000 claims 2
- 239000012530 fluid Substances 0.000 claims 2
- 239000002184 metal Substances 0.000 description 9
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 9
- 229920005591 polysilicon Polymers 0.000 description 9
- 239000007943 implant Substances 0.000 description 7
- 230000015572 biosynthetic process Effects 0.000 description 6
- 230000008021 deposition Effects 0.000 description 4
- 238000005516 engineering process Methods 0.000 description 4
- 230000010354 integration Effects 0.000 description 3
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 2
- BOTDANWDWHJENH-UHFFFAOYSA-N Tetraethyl orthosilicate Chemical compound CCO[Si](OCC)(OCC)OCC BOTDANWDWHJENH-UHFFFAOYSA-N 0.000 description 2
- 238000005429 filling process Methods 0.000 description 2
- 239000002784 hot electron Substances 0.000 description 2
- 238000009413 insulation Methods 0.000 description 2
- 230000000873 masking effect Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 229910052814 silicon oxide Inorganic materials 0.000 description 2
- 239000005380 borophosphosilicate glass Substances 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 238000005137 deposition process Methods 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 238000002513 implantation Methods 0.000 description 1
- 238000002347 injection Methods 0.000 description 1
- 239000007924 injection Substances 0.000 description 1
- 150000004767 nitrides Chemical class 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/40—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the peripheral circuit region
- H10B41/42—Simultaneous manufacture of periphery and memory cells
- H10B41/43—Simultaneous manufacture of periphery and memory cells comprising only one type of peripheral transistor
- H10B41/46—Simultaneous manufacture of periphery and memory cells comprising only one type of peripheral transistor with an inter-gate dielectric layer also being used as part of the peripheral transistor
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/40—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the peripheral circuit region
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/10—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
- H01L27/105—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration including field-effect components
Definitions
- the present invention relates to a method for manufacturing non-volatile memory devices integrated on a semiconductor substrate.
- the invention relates to a method for manufacturing non-volatile memory devices integrated on a semiconductor substrate and comprising a matrix of memory cells and an associated circuitry, the method comprising the following steps:
- the invention particularly, but not exclusively, relates to a method for making some steps of the manufacturing processes of electronic devices containing non-volatile memory cells of the floating gate type with NOR architecture independent from each other and the following description is made with reference to this field of application by way of illustration only.
- non-volatile memory electronic devices for example of the EPROM and Flash EEPROM type with NOR architecture, integrated on semiconductor comprise a plurality of matrix-like organised non-volatile memory cells; i.e. the cells are organised in rows, called word lines, and columns, called bit lines.
- Each single non-volatile memory cell comprises a MOS transistor wherein the gate electrode, placed above the channel region, is floating, i.e. it has a high impedance in DC towards all the other terminals of the same cell and of the circuit wherein the cell is inserted.
- the gate electrode is formed by means of a polysilicon layer.
- the cell also comprises a second electrode, called control gate, which is capacitively coupled to the floating gate electrode through an intermediate dielectric layer, so called interpoly.
- control gate a second electrode
- interpoly an intermediate dielectric layer
- the control electrode is formed by means of a polysilicon layer. This second electrode is driven through suitable control voltages.
- the other terminals of the transistor are the usual drain and source regions.
- the matrix of memory cells is associated with a control circuit comprising a plurality of MOS transistors, each comprising a source region and a drain region separated from a channel region.
- a gate electrode is then formed on the channel region and insulated from this by means of a gate oxide layer.
- insulating spacers are provided on the side walls of the gate electrode.
- both these advanced technology transistors and transistors managing the high voltages necessary to ensure the functionality of the memory cell in reading process steps are used for the formation of the junction implants forming the source and drain regions and the spacers which are particularly complex. There is in fact the need to introduce differentiated spacers and junction implants, in correspondence with the different typologies of transistors to be formed.
- the sizes and the conductive materials of the spacers of the circuitry transistors can become a strict constraint for the scalability of the memory cell, in particular for the possible silicidisation process of the drain regions, for the pre-metal filling process, for the integration of the drain contacts and for the sustainability of the reading disturbances.
- the formation of the pre-metal filling layer in the matrix is tied to the maximum thermal budget sustainable by the circuitry transistors and by the silicide layer if any.
- One embodiment of the present invention is a method for forming electronic devices that include non-volatile memory cells of the floating gate type, for example with NOR architecture, wherein the pre-metal filling layer is defined in an independent way from the process steps that define the spacers for the circuitry transistors, thus overcoming the limits and drawbacks still limiting the devices formed according to the prior art.
- the method includes forming a pre-metal filling layer immediately after the definition of the cell transistors and before the definition of the circuitry transistors.
- this pre-metal filling layer is formed by means of deposition of a dielectric conform layer, for example silicon oxide, and subsequently etchback.
- a dielectric conform layer for example silicon oxide
- the thickness of the insulating conform layer formed must be greater than half the distance between two gate electrodes of the adjacent memory cells so as to ensure a complete filling of the memory matrix.
- FIGS. 1 to 10 are respective section schematic views of a portion of integrated circuit during the successive manufacturing steps of a method according to the present invention.
- a method is described for manufacturing a non-volatile memory device integrated on a semiconductor substrate 1 and comprising a matrix 2 of non-volatile memory cells and associated circuitry 3 .
- a stack is formed comprising a first gate dielectric layer 4 of the memory cell, called tunnel oxide, a first conductive layer 5 , for example of polysilicon, a second interpoly dielectric layer 6 .
- This second interpoly dielectric layer 6 is for example an oxide layer or the overlapping of more layers, for example ONO (oxide/nitride/oxide).
- the stack in memory is then completed with a second conductive layer 7 , for example of polysilicon, as shown in FIG. 1 .
- a stack is instead formed comprising, for example, a gate dielectric layer 6 ′ of the circuitry and a conductive layer 7 ′ of the circuitry 3 .
- the gate dielectric layer 6 ′ of the circuitry and the conductive layer 7 ′ of the circuitry 3 are formed, respectively, by the interpoly dielectric layer 6 and by the second conductive layer 7 used in the matrix 2 .
- a self-aligned etching step of the stack formed in the matrix 2 follows.
- the second conductive layer 7 , the second interpoly dielectric layer 6 , the first conductive layer 5 and the first gate dielectric layer 4 of the memory cell are then etched in cascade so as to form gates 2 a of the memory cells, wherein from the first conductive layer 5 the floating gate electrodes of the cells are formed.
- the mask 8 completely shields the circuitry 3 , thereby the second gate dielectric layer 6 ′ and the conductive layer 7 ′ of the circuitry 3 are not removed during this last etching step.
- source 9 and drain 10 regions of the memory cells are then formed by means of a self-aligned implant.
- pairs of adjacent cells belonging to adjacent wordlines share the same drain region 10 .
- the first mask 8 is removed, and then by means of second mask 11 which opens only on the source regions 9 of the cells of the matrix 2 , the field oxide layer is etched serving as insulation between the memory cells in the direction perpendicular to the one shown in the figures and a second self-aligned implant is formed which forms the connection shared by the source regions 9 of the memory cells ( FIG. 3 ).
- the memory cells are sealed by means of re-oxidation treatment and/or deposition of a thin oxide layer 12 which serves as insulation of the floating gate, as shown in FIG. 4 . Since transistors of the circuitry 2 have not been defined yet, these steps act only on the upper surface of the conductive layer 7 ′ which will form electrodes of the transistors of the circuitry 3 .
- a filling dielectric layer 13 is formed to fill the spaces between the wordlines above the drain 9 and source regions 10 .
- this layer is an oxide with high filling properties and high conformity, of thickness not lower than half the maximum distance between two electrodes of adjacent memory cells, i.e. between two wordlines of the matrix, so as to completely fill in the matrix 2 itself.
- the filling dielectric layer 13 is for example TEOS (Tetra-Ethyl-Ortho-Silicate) or HTO (High Temperature Oxide).
- the filling dielectric layer 13 is a dielectric layer with fluidity characteristics, for example SOG (Spin-on Glass Oxide), which is then subjected to a densification treatment.
- SOG Spin-on Glass Oxide
- this filling dielectric layer 13 has a uniform thickness above the polysilicon layer 7 ′ of the transistors of the circuitry 3 , as shown in FIG. 5 .
- the thermal budget relative to the formation of this filling dielectric layer 13 has reduced impact on these transistors of the circuitry 3 since the junctions forming the source and drain regions of these transistors have not been defined yet.
- the filling dielectric layer 13 then is subjected to an etching step until the polysilicon layers 7 and 7 ′ are uncovered.
- This etching step for example of the anisotropic type, is carried out on the whole semiconductor substrate 1 without any masking. In this way, the filling dielectric layer 13 is completely removed from the circuitry 3 and partially from the matrix 2 , where only upper portions 2 b of the gate electrodes 2 a of the cells remain uncovered.
- the surface of the matrix 2 is at this point substantially planarized.
- the process goes on with the definition of gate electrodes 3 a of the circuitry transistors in the polysilicon layer 7 ′ through a conventional photo-lithographic process which uses a third resist mask 14 , as shown in FIG. 7 .
- This step does not bring further modifications with respect to the conventional process steps since the process steps according to the invention do not cause variations on the conductive layer 7 ′ to be etched in the circuitry 3 and on the overall morphology of the wafer.
- At least one insulating layer 15 is formed on the whole semiconductor substrate 1 to form spacers 16 of these transistors of circuitry 3 .
- this insulating layer 15 follows in a conform way, the profile of the gate electrodes 3 a defined in the circuitry 3 , while in the matrix 2 the deposition occurs on a substantially planarized surface.
- the spacers 16 are defined in the circuitry 3 through etching of the insulating layer 15 . This process does not leave traces in the matrix 2 since the surface is substantially planarized.
- the definition of the spacers 16 can occur by means of different deposition steps of insulating layers and corresponding etchings, also using possible additional masks so as to differentiate the spacers 16 in different regions of the circuitry. In any case there are no impacts on the matrix 2 , limiting possible overetches of the etchings in matrix 2 so as not to jeopardize the planarity of the matrix 3 .
- the method forms, by implantation, the source and drain regions 17 , 18 of the circuitry transistors, as shown in FIG. 9 .
- a silicidation step is carried out on the whole semiconductor substrate 1 which forms a silicide layer 19 only on the areas of semiconductor substrate 1 exposed, i.e. on the active areas of circuitry 3 , on the polysilicon layer 7 ′ of circuitry 3 and on top of the gates 2 a of the memory cells, i.e. of the matrix 2 wordlines.
- pre-metal filling layer 20 As shown in FIG. 10 , at the end of the deposition process of the silicide layer 19 a complete pre-metal filling layer 20 is formed. This pre-metal filling layer 20 completely covers the plurality of gate electrodes 3 a of the transistors of the circuitry 3 and the plurality of matrix gates 2 a.
- This filling layer 20 is for example a non-doped or doped silicon oxide layer (BPSG).
- BPSG non-doped or doped silicon oxide layer
- the filling layer 20 is planarized by means of CMP and contacts 21 are defined.
- the definition of the contacts 19 can include different alternatives in consequence of the materials used for the filling dielectric layers 13 , 14 used for filling the matrix 2 and the circuitry 3 due to the absence of the silicide layer on the active areas of matrix 2 .
- the contacts in the matrix 2 can be defined with a first dedicated mask, an anisotropic etching and an implant with the contacts open, and the contacts in circuitry with a second mask and etching.
- the manufacturing process of the memory cells goes on with conventional definition of the backend.
- the method has the following advantages for the integration advanced technology floating gate memories with transistors having high performances of technology parts:
- the process can provide the use of a definition separated from the contacts.
- the transistors of the circuitry are defined subsequently to the memory cells of the matrix, so as to completely untie the process steps being critical for the definition of the transistors of circuitry 3 from the filling steps of the matrix of memory cells.
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Semiconductor Memories (AREA)
- Non-Volatile Memory (AREA)
Abstract
Description
-
- forming a plurality of gate electrodes of said memory cells projecting from said semiconductor substrate in said matrix, said plurality of gate electrodes comprising a plurality of conductive layers;
- forming at least one conductive layer in said circuitry;
- forming conductive regions of said memory cells in said semiconductor substrate.
-
- smaller constraints on the definition process of the
spacers 16 ofcircuitry 3, - no constraints between the filling process steps of the matrix, which typically has particularly critical aspect ratios, and the highest thermal treatment sustainable by the transistors of the circuitry for the stability of the
silicide layer 19 and the control of the diffusion of the junctions of the source and drain regions, - smaller constraints on the integration of the
silicide layer 19, which, in thematrix 2, is formed only on the polysilicon layer constituting the wordlines.
- smaller constraints on the definition process of the
Claims (24)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
IT002532A ITMI20042532A1 (en) | 2004-12-28 | 2004-12-28 | METHOD FOR MANUFACTURING NON-VOLATILE ELECTRONIC MEMORY DEVICES INTEGRATED ON A SEMICONDUCTOR SUBSTRATE INCLUDING A IMPROVED DIELETTRIC DEPOSITION PHASE IMPROVED |
ITMI2004A002532 | 2004-12-28 |
Publications (2)
Publication Number | Publication Date |
---|---|
US20060166439A1 US20060166439A1 (en) | 2006-07-27 |
US7326615B2 true US7326615B2 (en) | 2008-02-05 |
Family
ID=36088333
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/319,750 Active 2026-07-26 US7326615B2 (en) | 2004-12-28 | 2005-12-27 | Method for manufacturing electronic non-volatile memory devices integrated in a semiconductor substrate |
Country Status (3)
Country | Link |
---|---|
US (1) | US7326615B2 (en) |
EP (1) | EP1677348B1 (en) |
IT (1) | ITMI20042532A1 (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN109994480A (en) * | 2017-12-29 | 2019-07-09 | 中芯国际集成电路制造(上海)有限公司 | A kind of semiconductor devices and preparation method thereof, electronic device |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6368907B1 (en) | 1999-11-29 | 2002-04-09 | Matsushita Electric Industrial Co., Ltd. | Method of fabricating semiconductor device |
US20030082878A1 (en) | 2001-10-30 | 2003-05-01 | Matsushita Electric Industrial Co., Ltd. | Method for manufacturing semiconductor device |
US6656794B2 (en) * | 2002-01-24 | 2003-12-02 | Seiko Epson Corporation | Method of manufacturing semiconductor device including a memory area and a logic circuit area |
US20040041205A1 (en) | 2002-09-04 | 2004-03-04 | Danny Shum | Flash memory cell and the method of making separate sidewall oxidation |
-
2004
- 2004-12-28 IT IT002532A patent/ITMI20042532A1/en unknown
-
2005
- 2005-12-23 EP EP05028380A patent/EP1677348B1/en active Active
- 2005-12-27 US US11/319,750 patent/US7326615B2/en active Active
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6368907B1 (en) | 1999-11-29 | 2002-04-09 | Matsushita Electric Industrial Co., Ltd. | Method of fabricating semiconductor device |
US20030082878A1 (en) | 2001-10-30 | 2003-05-01 | Matsushita Electric Industrial Co., Ltd. | Method for manufacturing semiconductor device |
US6656794B2 (en) * | 2002-01-24 | 2003-12-02 | Seiko Epson Corporation | Method of manufacturing semiconductor device including a memory area and a logic circuit area |
US20040041205A1 (en) | 2002-09-04 | 2004-03-04 | Danny Shum | Flash memory cell and the method of making separate sidewall oxidation |
Also Published As
Publication number | Publication date |
---|---|
EP1677348A1 (en) | 2006-07-05 |
ITMI20042532A1 (en) | 2005-03-28 |
US20060166439A1 (en) | 2006-07-27 |
EP1677348B1 (en) | 2012-01-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6479859B2 (en) | Split gate flash memory with multiple self-alignments | |
US6117733A (en) | Poly tip formation and self-align source process for split-gate flash cell | |
US6380035B1 (en) | Poly tip formation and self-align source process for split-gate flash cell | |
US6828648B2 (en) | Semiconductor device and method of manufacturing the same | |
US9070743B2 (en) | Semiconductor memory and manufacturing method of the same | |
US6312989B1 (en) | Structure with protruding source in split-gate flash | |
JP2004289132A (en) | Non-volatile memory and its manufacturing method | |
JPH0864697A (en) | Production of nonvolatile semiconductor storage device | |
US7084031B2 (en) | Method for manufacturing flash memory device and flash memory device | |
US6740557B1 (en) | Spacer like floating gate formation | |
US6969653B2 (en) | Methods of manufacturing and-type flash memory devices | |
US8044513B2 (en) | Semiconductor device and semiconductor device manufacturing method | |
US11640972B2 (en) | Process for fabricating a high-voltage capacitive element, and corresponding integrated circuit | |
US20090001445A1 (en) | Non-Volatile Memory Device and Method of Fabricating the Same | |
US8034681B2 (en) | Method of forming flash memory device having inter-gate plug | |
US7326615B2 (en) | Method for manufacturing electronic non-volatile memory devices integrated in a semiconductor substrate | |
JP2002026156A (en) | Semiconductor device and its manufacturing method | |
KR20050069046A (en) | Method for manufacturing semiconductor devices | |
US7910444B2 (en) | Process for forming differential spaces in electronics device integrated on a semiconductor substrate | |
US8236646B2 (en) | Non-volatile memory manufacturing method using STI trench implantation | |
JP2003023117A (en) | Method for manufacturing semiconductor integrated circuit device | |
US20080211009A1 (en) | Process for manufacturing an electronic device integrated on semiconductor substrate comprising non volatile floating gate memories and an associated circuitry and corresponding electronic device | |
US7273782B2 (en) | Method for manufacturing and operating a non-volatile memory | |
KR101025926B1 (en) | Method for manufacturing EEPROM cell | |
KR100542497B1 (en) | Method For Manufacturing Semiconductor Devices |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: STMICROELECTRONICS S.R.L., ITALY Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:PAVAN, ALESSIA;SERVALLI, GIORGIO;CLEMENTI, CESARE;REEL/FRAME:017410/0117 Effective date: 20060324 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
AS | Assignment |
Owner name: MICRON TECHNOLOGY, INC., IDAHO Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:NUMONYX B.V.;REEL/FRAME:027075/0682 Effective date: 20110930 |
|
AS | Assignment |
Owner name: STMICROELECTRONICS NV, SWITZERLAND Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:STMICROELECTRONICS S.R.L.;REEL/FRAME:032146/0367 Effective date: 20080206 Owner name: NUMONYX BV, SWITZERLAND Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:STMICROELECTRONICS NV;REEL/FRAME:032148/0068 Effective date: 20120425 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
AS | Assignment |
Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT, CALIFORNIA Free format text: SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038669/0001 Effective date: 20160426 Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGEN Free format text: SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038669/0001 Effective date: 20160426 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT, MARYLAND Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038954/0001 Effective date: 20160426 Owner name: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038954/0001 Effective date: 20160426 |
|
AS | Assignment |
Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT, CALIFORNIA Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:043079/0001 Effective date: 20160426 Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGEN Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:043079/0001 Effective date: 20160426 |
|
AS | Assignment |
Owner name: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT, ILLINOIS Free format text: SECURITY INTEREST;ASSIGNORS:MICRON TECHNOLOGY, INC.;MICRON SEMICONDUCTOR PRODUCTS, INC.;REEL/FRAME:047540/0001 Effective date: 20180703 Owner name: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT, IL Free format text: SECURITY INTEREST;ASSIGNORS:MICRON TECHNOLOGY, INC.;MICRON SEMICONDUCTOR PRODUCTS, INC.;REEL/FRAME:047540/0001 Effective date: 20180703 |
|
AS | Assignment |
Owner name: MICRON TECHNOLOGY, INC., IDAHO Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT;REEL/FRAME:047243/0001 Effective date: 20180629 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 12 |
|
AS | Assignment |
Owner name: MICRON TECHNOLOGY, INC., IDAHO Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT;REEL/FRAME:050937/0001 Effective date: 20190731 |
|
AS | Assignment |
Owner name: MICRON TECHNOLOGY, INC., IDAHO Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:051028/0001 Effective date: 20190731 Owner name: MICRON SEMICONDUCTOR PRODUCTS, INC., IDAHO Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:051028/0001 Effective date: 20190731 |