US7257058B2 - Offset adjusting circuit for optical disc and offset adjusting method - Google Patents
Offset adjusting circuit for optical disc and offset adjusting method Download PDFInfo
- Publication number
- US7257058B2 US7257058B2 US10/850,789 US85078904A US7257058B2 US 7257058 B2 US7257058 B2 US 7257058B2 US 85078904 A US85078904 A US 85078904A US 7257058 B2 US7257058 B2 US 7257058B2
- Authority
- US
- United States
- Prior art keywords
- offset
- differential operational
- signal
- adjustment differential
- operational amplifier
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related, expires
Links
Images
Classifications
-
- A—HUMAN NECESSITIES
- A47—FURNITURE; DOMESTIC ARTICLES OR APPLIANCES; COFFEE MILLS; SPICE MILLS; SUCTION CLEANERS IN GENERAL
- A47J—KITCHEN EQUIPMENT; COFFEE MILLS; SPICE MILLS; APPARATUS FOR MAKING BEVERAGES
- A47J37/00—Baking; Roasting; Grilling; Frying
- A47J37/06—Roasters; Grills; Sandwich grills
- A47J37/067—Horizontally disposed broiling griddles
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
- G11B7/00—Recording or reproducing by optical means, e.g. recording using a thermal beam of optical radiation by modifying optical properties or the physical structure, reproducing using an optical beam at lower power by sensing optical properties; Record carriers therefor
- G11B7/08—Disposition or mounting of heads or light sources relatively to record carriers
- G11B7/09—Disposition or mounting of heads or light sources relatively to record carriers with provision for moving the light beam or focus plane for the purpose of maintaining alignment of the light beam relative to the record carrier during transducing operation, e.g. to compensate for surface irregularities of the latter or for track following
- G11B7/094—Methods and circuits for servo offset compensation
-
- A—HUMAN NECESSITIES
- A47—FURNITURE; DOMESTIC ARTICLES OR APPLIANCES; COFFEE MILLS; SPICE MILLS; SUCTION CLEANERS IN GENERAL
- A47J—KITCHEN EQUIPMENT; COFFEE MILLS; SPICE MILLS; APPARATUS FOR MAKING BEVERAGES
- A47J36/00—Parts, details or accessories of cooking-vessels
- A47J36/02—Selection of specific materials, e.g. heavy bottoms with copper inlay or with insulating inlay
- A47J36/04—Selection of specific materials, e.g. heavy bottoms with copper inlay or with insulating inlay the materials being non-metallic
Definitions
- the present invention relates to an offset adjusting circuit for an optical disc and an offset adjusting method.
- an optical disc playback (and recording) apparatus (hereinafter referred to as an “optical disc apparatus”), after amplifying two output signals from an optical pickup, by a differential operational amplifier taking the difference between intensities of both the signals, a tracking error signal TE and a focus error signal FE for the optical disc are obtained. By controlling based on these error signals, a servo control system can make one spot of a light beam follow a track of the optical disc to irradiate precisely.
- an error signal generating circuit for obtaining the tracking error signal TE and the focus error signal FE has included two chips: an IC chip (RF signal processing circuit) engaging in analog processing at the front stage and an IC chip (servo processing circuit) engaging in digital processing at the rear stage. That is, the analog processing system IC chip, after amplifying two output signals from the optical pickup, takes the difference between intensities of both the signals by a differential operational amplifier, and outputs the focus error signal and the tracking error signal to the digital processing system IC chip.
- the digital processing system IC chip converts the obtained focus error signal and tracking error signal into digital signals by an A/D converter and generates signals for adjusting offsets by an appropriate control logic in a digital signal processing section.
- the optical disc apparatus irradiates an optical disc 105 with one spot of a light beam.
- First and second photo-detectors of an optical pickup receive reflected light from this optical disc 105 .
- a servo signal processing circuit 140 cancels out the offsets to resolve the degradation of accuracy in focusing servo and tracking servo of the objective lens of the optical pickup 200 .
- An RF signal processing circuit 110 supplies a combined signal having its offset cancelled out to a decoder 120 .
- the decoder 120 performs processing such as de-interleave processing, decoding for error correction, EFM demodulation, and the like on the combined signal and supplies reproduced data to a memory 121 .
- the memory 121 is controlled in terms of write-in and read-out of data by a system controller (microcomputer) 150 , and the reproduced data is written therein from the decoder 120 . Also, the reproduced data is consecutively read out from the memory 121 at a constant bit rate. The reproduced data consecutively read out from the memory 121 is supplied to a decoder 122 . When the reproduced data is compressed data, this decoder 122 decompresses the data to, for example, four times its size. Digital data from the decoder 122 is supplied to a D/A converter 123 to be converted into an analog signal, which is drawn to the outside through an output terminal 124 . Then, as shown in, for example, FIG.
- the offset adjuster of an RF signal processing circuit 2 at the front stage in a servo signal processing apparatus 1 adjusts the offset based on an offset adjustment amount calculated in a DSP (digital signal processor) of a servo processing circuit 90 at the rear stage.
- DSP digital signal processor
- a recording system REC is realized by constituents indicated by, for example, reference numerals 112 through 118 of FIG. 5 .
- the offset is adjusted by calculating an offset adjustment amount on the servo processing circuit side at the rear stage. That is, the offset adjuster of the RF signal processing circuit 110 at the front stage does not take a measure against the offset on its own. Accordingly, if variations occur in the intensity of the reflected light because the specifications or the like of the optical pickup are different or the type of optical disc is different, the output signals from the optical pickup themselves cannot be accurately adjusted in terms of offsets. As a result, the error signals are generated based on the output signals whose offsets have not been accurately adjusted.
- An offset adjusting circuit for an optical disc comprises an offset-adjustment differential operational amplifier having an input terminal to which an output signal of an optical pickup is input and another input terminal to which a control voltage is applied; an A/D converter that outputs a digital signal based on an output signal of the offset-adjustment differential operational amplifier; and a control voltage adjuster that varies the control voltage applied to the offset-adjustment differential operational amplifier based on the digital signal so as to remove an offset.
- the offset that originates from the upstream processing system including the optical pickup can be adjusted.
- accuracy degradation such as waveform distortion can be prevented in signal processing such as generating an error signal, and thereby a highly accurate error signal can be obtained.
- accuracy degradation in servo control based on the error signal can be prevented.
- An offset adjusting method for an optical disc apparatus comprises the steps of outputting a digital signal based on an output signal of a offset-adjustment differential operational amplifier having an input terminal to which an output signal of an optical pickup is input and another input terminal to which a control voltage is applied, in the optical disc apparatus, and varying the control voltage applied to the offset-adjustment differential operational amplifier based on the digital signal so as to remove an offset.
- FIG. 2 is a block diagram showing the offset adjusting circuit for an optical disc according to the present invention.
- FIG. 3 is a flow chart showing an offset adjusting method according to the present invention.
- FIGS. 4A and 4B are graphs representing how to control according to the offset adjusting method of the present invention
- FIG. 4A shows a case where a level of E or F signal does not equal to a target voltage
- FIG. 4B shows a case where the level of E or F signal equals to the target voltage
- FIG. 5 is a block diagram of a conventional optical disc playback apparatus.
- an optical disc error signal generating circuit (servo signal processing apparatus) 100 is applied, for example, to the above-mentioned optical disc apparatus as shown in FIG. 5 , and generates the tracking error signal TE and the focus error signal FE adjusted to remove or reduce DC offsets (direct current component offsets of the signals) based on a group of signals from the optical pickup 200 .
- the group of signals from the optical pickup 200 includes A to F signals as known well.
- This optical disc error signal generating circuit 100 is constituted by a one-chip-type integrated circuit. Alternatively, this integrated circuit can be produced with a CMOS process as a part of an optical disc playback signal processing LSI.
- the optical disc error signal generating circuit 100 comprises an RF signal processing circuit (offset adjusting circuit for an optical disc) 110 that generates error signals such as tracking error signal TE and focus error signal FE and a servo processing circuit 140 .
- the RF signal processing circuit 110 when generating the tracking error signal TE, operates so as to remove the DC offset thereof.
- This tracking error signal TE having the DC offset adjusted is supplied to the servo processing circuit 140 .
- the servo processing circuit 140 generates servo signals based on the tracking error signal TE and the focus error signal FE and supplies them to the optical pickup 200 .
- the RF signal processing circuit 110 comprises resistors R 10 e , R 10 f ; offset-adjustment differential operational amplifiers (differential amplifiers) OPe, OPf; return resistors Re, Rf, buffer amplifiers BAe, BAf; resistors (part of a DC component output circuit) R 20 e , R 20 f ; selectors SE 1 , SE 2 ; an A/D converter AD; a logic circuit (control voltage adjuster) LO constituted by a microcomputer or the like; D/A converters DAe, DAf; and sample-and-hold circuits SHe, SHf. Furthermore, an external capacitor C (part of the DC component output circuit) is connected to the RF signal processing circuit 110 .
- an external capacitor C (part of the DC component output circuit) is connected to the RF signal processing circuit 110 .
- resistor R 10 e One end of the resistor R 10 e is connected to an external input terminal E of the RF signal processing circuit 110 , and output signal E obtained from the optical pickup is input thereto.
- the other end of this resistor R 10 e is connected to the inverting input terminal of the offset-adjustment differential operational amplifier OPe, and one end of the return resistor Re is connected to the output terminal of the offset-adjustment differential operational amplifier OPe.
- the other end of the return resistor Re is connected to the inverting input terminal of the offset-adjustment differential operational amplifier OPe.
- the output of the sample-and-hold circuit SHe is connected to the non-inverting input terminal of the offset-adjustment differential operational amplifier OPe.
- the output terminal of the offset-adjustment differential operational amplifier OPe is connected to the input terminal of the buffer amplifier BAe.
- the output terminal of the buffer amplifier BAe is connected to the E output signal select terminal of the selector SE 1 and to one end of the resistor R 20 e .
- the other end of the resistor R 20 e is connected to the E signal DC component select terminal EDC of each selector SE 1 , SE 2 .
- one end of the resistor R 10 f is connected to an external input terminal F of the RF signal processing circuit 110 , and output signal F obtained from the optical pickup is input thereto.
- the other end of this resistor R 10 f is connected to the inverting input terminal of the offset-adjustment differential operational amplifier OPf, and one end of the return resistor Rf is connected to the output terminal of the offset-adjustment differential operational amplifier OPf.
- the other end of the return resistor Rf is connected to the inverting input terminal of the offset-adjustment differential operational amplifier OPf.
- the output of the sample-and-hold circuit SHf is connected to the non-inverting input terminal of the offset-adjustment differential operational amplifier OPf.
- the output terminal of the offset-adjustment differential operational amplifier OPf is connected to the input terminal of the buffer amplifier BAf.
- the output terminal of the buffer amplifier BAf is connected to the F output signal select terminal of the selector SE 1 and to one end of the resistor R 20 f .
- the other end of the resistor R 20 f is connected to the F signal DC component select terminal FDC of each selector SE 1 , SE 2 .
- the selector SE 1 is connected to the A/D converter AD, and the output terminal of this A/D converter AD is connected to the input terminal of the logic circuit LO.
- the selector SE 2 is connected to the external capacitor C.
- the output terminals of the logic circuit LO are connected respectively to the selectors SE 1 , SE 2 , the D/A converters DAe, DAf, and the external output terminal for outputting the tracking error signal TE.
- the output terminal of the D/A converter DAe is connected to the input terminal of the sample-and-hold circuit SHe.
- the output terminal of the D/A converter DAf is connected to the input terminal of the sample-and-hold circuit SHf.
- Output signal E obtained from the optical pickup 200 is input to the resistor R 10 e and output signal F obtained from the optical pickup is input to the resistor R 10 f .
- these output signals E and F are, as known well, among the output signals obtained from the detector of the optical pickup 200 and described, for example, on page 218 of a literature “Illustrated Compact Disc Reader”, Ohmsha, Ltd., Japan, Jun. 20, 2002, the First Impression of the Third Edition.
- offset-adjustment differential operational amplifier OPe output signal E is applied to the inverting input terminal thereof through resistor R 10 e , and a control voltage VCe from the sample-and-hold circuit SHe is applied to the non-inverting input terminal.
- This offset-adjustment differential operational amplifier OPe outputs a signal to the buffer BAe, which signal is expressed by the arithmetic expression: (VCe ⁇ E) ⁇ Re/R 10 e.
- output signal F is applied to the inverting input terminal thereof through resistor R 10 f , and a control voltage VCf from the sample-and-hold circuit SHf is applied to the non-inverting input terminal.
- This offset-adjustment differential operational amplifier OPf outputs a signal to the buffer BAf, which signal is expressed by the operational expression: (VCf ⁇ F) ⁇ Rf/R 10 f.
- a control program for DC offset adjustment running on the logic circuit LO executes DC offset adjustment.
- the logic circuit LO sends a selector control signal SC to the selectors SE 1 , SE 2 to form a circuit for offset adjustment operation. That is, when being to perform offset adjustment on E signal, as a connection state of the selectors SE 1 , SE 2 , the resistor R 20 e is connected between the input terminal of the A/D converter AD and the capacitor C.
- the resistor R 20 f is connected between the input terminal of the A/D converter AD and the capacitor C.
- a smoothing circuit (DC component output circuit) is constituted by a series circuit of the resistor R 20 e or R 20 f and the capacitor C.
- the DC component of the output signal of the offset-adjustment differential operational amplifier OPe, OPf that is, the DC component of amplified E or F signal is detected and inputted to the A/D converter AD from the connection path between the resistor R 20 e or R 20 f and the capacitor C.
- the servo processing circuit 140 rotates the optical disc (S 100 ). At this time, operations such as so-called sled kick and lens shake, which make the optical pickup 200 move across in the radial direction of the optical disc, are performed. By this means, E and F signals that are close to those of the actual playback processing can be obtained.
- the logic circuit LO obtains a digital signal of the DC component EDC of E signal (F signal) from the A/D converter AD (S 200 ). Then, based on this digital signal, the logic circuit LO changes the control voltage VCe (VCf) applied to the offset-adjustment differential operational amplifier OPe (OPf) in order to remove the DC offset. That is, the logic circuit LO, based on the digital signal from the A/D converter AD, determines whether a level of the DC component EDC (FDC) of E signal (F signal) equals to a target voltage (S 300 ).
- digital data for setting the control voltage VCe (VCf) is changed such that the DC component EDC (FDC) becomes equal to the target voltage (S 400 ).
- This digital data for setting the control voltage VCe (VCf) is converted by the D/A converter DAe (DAf) into an analog signal, which is held by the sample-and-hold circuit SHe (SHf) and supplied as the control voltage VCe (VCf) to the offset-adjustment differential operational amplifier OPe (OPf).
- control logic is represented, for example, as a control table created beforehand, and stored in a memory of the logic circuit LO such that they can be referred to.
- the level of the target voltage is about half (preferably, exactly half) a power supply voltage Vdd, which is supplied to circuits performing signal processing based on the output signal of the offset-adjustment differential operational amplifier OPe (OPf), and is stored beforehand in a memory of the logic circuit LO such that it can be referred to. That is, the output signal of the offset-adjustment differential operational amplifier OPe is adjusted to become about half the power supply voltage Vdd supplied to the circuits performing signal processing based on this output signal.
- the output signal of the offset-adjustment differential operational amplifier OPe can be made to fall within the dynamic range of the circuits performing signal processing based on the output signal having the offset adjusted such as the A/D converter AD, the logic circuit LO and the like of a circuit generating the error signal TE described later.
- the DC component EDC, FDC solid line
- the DC component EDC, FDC solid line
- E signal or F signal with the DC component EDC or FDC as its center, an analog waveform signal is processed in each part of the circuitry, and thus the analog waveform does not fall within the range of from the power supply voltage (Vdd) to the ground voltage (the dynamic range), so that the analog waveform is distorted with the upper or lower end thereof cut away.
- the analog waveform falls within the range of from the power supply voltage (Vdd) to the ground voltage (the dynamic range), so that the dynamic range is used effectively and thereby the waveform is prevented from being distorted.
- the level of the target voltage is not limited to about half the power supply voltage Vdd, but need only be set at such a value as enables the output signal of the offset-adjustment differential operational amplifier OPe (OPf) to fall within the dynamic range of the circuits performing signal processing based on the output signal.
- the process returns to the above-mentioned process of S 300 , and when the digital value EDC equals to the target voltage (or digital data equivalent thereto) (S 300 : YES), considering that the DC offset adjustment is complete, the digital data EDC or FDC equal thereto is held by the sample-and-hold circuit SHe, SHf (S 500 ) and used as a setting value for actual optical disc playback processing.
- the logic circuit LO has not only the DC offset adjustment function but also a function of generating the tracking error signal TE and supplying to the servo processing circuit 140 of FIG. 1 .
- a subtracting (E ⁇ F) circuit for generating the tracking error signal TE becomes unnecessary, thereby reducing size, power consumption, and cost. That is, the logic circuit LO can switch to playback processing only by switching connection states of the selectors SE 1 , SE 2 . Therefore, the RF signal processing circuit 110 as a whole does not need a circuit section exclusively for playback processing, thus reducing size, power consumption, and cost.
- control voltages VCe, VCf used as the values of the control voltages VCe, VCf for this playback are the setting values that are sampled and held by the sample-and-hold circuits SHe, SHf when the DC offset adjustment finishes as mentioned above.
- the logic circuit LO when acquiring E signal, changes the connection state of the selector SE 1 such that the buffer amplifier BAe is connected to the A/D converter AD. As a result, the logic circuit LO acquires digital data of amplified E signal and stores it in its own memory. Then, immediately the logic circuit LO changes the connection state of the selector SE 1 to connect the buffer amplifier BAf to the A/D converter AD, acquires digital data of amplified F signal, and stores it in its own memory. Then, the logic circuit LO reads out digital data of both E and F signals, and performs subtraction to generate the tracking error signal TE.
- the one common A/D converter AD is shared without need for providing an A/D converter AD individually for each of E and F signals. Consequently, the size, power consumption, and cost can be reduced.
- the D/A converters DAe, DAf are provided respectively for E and F signals
- one common D/A converter may be shared.
- a switch identical in configuration to the selector SE 2 is provided between this common D/A converter and the two sample-and-hold circuits SHe, SHf. And when performing offset processing for E signal and for F signal individually, the switch is switched as needed, to connect the common D/A converter to the relevant sample-and-hold circuit SHe, SHf.
- an A/D converter AD may be provided individually for each of E and F signals.
- the logic circuit LO can acquire digital data of both the signals simultaneously without the process of acquiring digital data of E and F signals sequentially by switching connection states of the selector SE 1 .
- the process of generating the tracking error signal TE can be accelerated.
- the present invention can be applied to so-called A to D signals other than E and F signals in terms of objects to be adjusted in DC offset.
- the present invention can be applied to not only generating the tracking error signal but also to other signal processing such as generating the focus error signal.
- the offset of the output signal is adjusted.
- the offset of the output signal that originates from the optical pickup can be adjusted.
- the offset that originates from the offset-adjustment differential operational amplifier and the analog processing system can be adjusted together therewith. Therefore, the output signal of the offset-adjustment differential operational amplifier is a signal having the offset that originates from the upstream processing system including the optical pickup adjusted.
- the output signal of the offset-adjustment differential operational amplifier can be made to fall within the dynamic range of the A/D converter and the like. Therefore, the dynamic range of each circuit that processes the signal having the offset adjusted can be effectively utilized.
- the offset that originates from the upstream processing system including the optical pickup can be adjusted.
- accuracy degradation such as waveform distortion can be prevented in signal processing such as generating an error signal, and thereby a highly accurate error signal can be obtained.
- accuracy degradation in servo control based on the error signal can be prevented.
- the output signals of the offset-adjustment differential operational amplifiers can be made to fall within the dynamic range of the A/D converter and the like.
- a high resolution A/D converter is not necessary, and thereby lower cost and lower power consumption can be achieved.
- offset adjustment can be appropriately performed even when optical pickups of various specifications in terms of output signal intensity and the like are connected to the offset adjusting circuit for optical discs. Moreover, for various types of optical discs different in the intensity of reflected light, offset adjustment can be appropriately performed because the offset of the output signal that originates from the optical pickup can be adjusted.
- the downstream processing system that performs signal processing based on the output signal having the offset adjusted such as the circuit generating an error signal does not need to be changed in design but is used as it is.
- the output signal of the offset-adjustment differential operational amplifier can be made to fall within the dynamic range of the circuits that perform signal processing based on this output signal such as the A/D converter and the like of the circuit generating an error signal.
- highly accurate offset adjustment becomes possible, and thus, accuracy degradation such as waveform distortion can be prevented in signal processing such as generating an error signal, and thereby a highly accurate error signal can be obtained.
- accuracy degradation in servo control based on the error signal can be prevented.
- the control voltage applied to the offset-adjustment differential operational amplifier can be varied based on the digital signal corresponding to the DC component of the output signal of the offset-adjustment differential operational amplifier. That is, by adjusting the offset based on the DC component of the output signal, the output signal of the offset-adjustment differential operational amplifier can be made to certainly fall within the dynamic range of the circuits that perform signal processing based on the output signal having its offset adjusted such as the A/D converter and the like of the circuit generating an error signal. Hence, highly accurate offset adjustment becomes possible when generating the error signal, and thereby a highly accurate error signal can be obtained. Thus, accuracy degradation in servo control based on the error signal can be prevented.
- control voltage adjuster not only adjusts the offset but also generates the error signal for servo control of the optical pickup.
- the control voltage adjuster when, by having selectively switched the selector, the output signal from the offset-adjustment differential operational amplifier is input into the A/D converter, the control voltage adjuster can generate the error signal based on the digital signal from the A/D converter.
- the control voltage adjuster when, by having selectively switched the selector, the DC component from the DC component output circuit is input into the A/D converter, the control voltage adjuster can adjust the offset based on the digital signal from the A/D converter. Therefore, a single common A/D converter need only be provided without need for providing an A/D converter individually each for generating the error signal and the offset adjusting process. Thus, size, power consumption, and cost can be reduced.
- the dynamic range of each circuit that processes the signal having the offset adjusted can be effectively utilized.
Landscapes
- Engineering & Computer Science (AREA)
- Food Science & Technology (AREA)
- Optical Recording Or Reproduction (AREA)
Abstract
Description
Claims (12)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2003-144037 | 2003-05-21 | ||
| JP2003144037A JP4152256B2 (en) | 2003-05-21 | 2003-05-21 | Optical disk offset adjustment circuit, integrated circuit, optical disk device, and offset adjustment method |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| US20040252599A1 US20040252599A1 (en) | 2004-12-16 |
| US7257058B2 true US7257058B2 (en) | 2007-08-14 |
Family
ID=33508171
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| US10/850,789 Expired - Fee Related US7257058B2 (en) | 2003-05-21 | 2004-05-20 | Offset adjusting circuit for optical disc and offset adjusting method |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US7257058B2 (en) |
| JP (1) | JP4152256B2 (en) |
| KR (1) | KR100650068B1 (en) |
| CN (1) | CN1275243C (en) |
| TW (1) | TWI307496B (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20070280086A1 (en) * | 2006-06-05 | 2007-12-06 | Ming-Jiou Yu | Laser power control system and method |
| US20070291613A1 (en) * | 2006-06-05 | 2007-12-20 | Chia-Wei Liao | Signal processing apparatus and method for an optical disc drive |
| US20090073827A1 (en) * | 2006-06-05 | 2009-03-19 | Mediatek Inc. | Automatic power control system for optical disc drive and method thereof |
Families Citing this family (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8064300B2 (en) | 2005-08-25 | 2011-11-22 | Renesas Electronics Corporation | Optical disk apparatus, signal processing semiconductor integrated circuit constituting the same, and operation method |
| TWI338286B (en) * | 2006-06-05 | 2011-03-01 | Mediatek Inc | Signal processing apparatus and method for an optical disc drive |
| US7911891B2 (en) | 2006-06-05 | 2011-03-22 | Mediatek Inc. | Apparatus for controling servo signal gains of an optical disc drive and method of same |
| JP4734183B2 (en) * | 2006-06-21 | 2011-07-27 | 三洋電機株式会社 | Offset adjustment device |
| US7885151B1 (en) | 2006-11-27 | 2011-02-08 | Marvell International Ltd. | Servo accelerator system for optical drives |
| DE112013006365T5 (en) * | 2013-01-07 | 2015-10-08 | Aktiebolaget Skf | System for shifting an analogue output signal of a sensor device, sensor bearing unit, slider module and sliding method |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH10105997A (en) | 1996-09-30 | 1998-04-24 | Sony Corp | Servo signal processing device, optical disk device, and offset removal method |
| US6992954B2 (en) * | 2002-03-13 | 2006-01-31 | Via Optical Solutions, Inc. | Method for determining DC level of AC signal and DC offset of the same |
| USRE39306E1 (en) * | 2000-04-26 | 2006-09-26 | Matsushita Electric Industrial Co., Ltd. | Optical disc device |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100263586B1 (en) * | 1993-03-18 | 2000-08-01 | 구자홍 | Tracking error offset automatic adjustment device |
| JP2000228019A (en) * | 1999-02-08 | 2000-08-15 | Ricoh Co Ltd | Optical pickup device |
-
2003
- 2003-05-21 JP JP2003144037A patent/JP4152256B2/en not_active Expired - Fee Related
-
2004
- 2004-05-10 CN CNB2004100421882A patent/CN1275243C/en not_active Expired - Fee Related
- 2004-05-18 KR KR1020040035122A patent/KR100650068B1/en not_active Expired - Fee Related
- 2004-05-20 TW TW093114203A patent/TWI307496B/en not_active IP Right Cessation
- 2004-05-20 US US10/850,789 patent/US7257058B2/en not_active Expired - Fee Related
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH10105997A (en) | 1996-09-30 | 1998-04-24 | Sony Corp | Servo signal processing device, optical disk device, and offset removal method |
| USRE39306E1 (en) * | 2000-04-26 | 2006-09-26 | Matsushita Electric Industrial Co., Ltd. | Optical disc device |
| US6992954B2 (en) * | 2002-03-13 | 2006-01-31 | Via Optical Solutions, Inc. | Method for determining DC level of AC signal and DC offset of the same |
Cited By (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20070280086A1 (en) * | 2006-06-05 | 2007-12-06 | Ming-Jiou Yu | Laser power control system and method |
| US20070291613A1 (en) * | 2006-06-05 | 2007-12-20 | Chia-Wei Liao | Signal processing apparatus and method for an optical disc drive |
| US20090073827A1 (en) * | 2006-06-05 | 2009-03-19 | Mediatek Inc. | Automatic power control system for optical disc drive and method thereof |
| US7706238B2 (en) | 2006-06-05 | 2010-04-27 | Mediatek Inc. | Laser power control system and method |
| US7706219B2 (en) | 2006-06-05 | 2010-04-27 | Mediatek Inc. | Signal processing apparatus and method for an optical disc drive |
| US7903006B2 (en) | 2006-06-05 | 2011-03-08 | Mediatek Inc. | Automatic power control system for optical disc drive and method thereof |
| US20110122747A1 (en) * | 2006-06-05 | 2011-05-26 | Mediatek Inc. | Automatic Power Control System for Optical Disc Drive and Method Thereof |
| US8149146B2 (en) | 2006-06-05 | 2012-04-03 | Mediatek Inc. | Automatic power control system for optical disc drive and method thereof |
Also Published As
| Publication number | Publication date |
|---|---|
| JP2004348843A (en) | 2004-12-09 |
| US20040252599A1 (en) | 2004-12-16 |
| TWI307496B (en) | 2009-03-11 |
| CN1275243C (en) | 2006-09-13 |
| KR20040100956A (en) | 2004-12-02 |
| KR100650068B1 (en) | 2006-11-27 |
| CN1573973A (en) | 2005-02-02 |
| TW200426802A (en) | 2004-12-01 |
| JP4152256B2 (en) | 2008-09-17 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7408489B2 (en) | Method and system for mixed analog-digital automatic gain control | |
| US7257058B2 (en) | Offset adjusting circuit for optical disc and offset adjusting method | |
| JP2889803B2 (en) | Level setting circuit | |
| JP4405854B2 (en) | Noise canceling circuit and noise canceling method | |
| JP2001274504A (en) | Semiconductor laser drive circuit | |
| US5889752A (en) | Optical pickup apparatus with a crosstalk balance detecting circuit | |
| US7277378B2 (en) | Offset adjusting circuit for optical disc and offset adjusting method | |
| US7149232B2 (en) | Laser noise cancel circuit and optical disk device | |
| US6016294A (en) | AGC circuit with a digital divider for an optical disc drive unit | |
| JP3622650B2 (en) | Optical disk device | |
| JP2001266371A (en) | Information recording / reproducing device | |
| JPH10255300A (en) | Photodetector | |
| JP2002260250A (en) | Information recording / reproducing device | |
| JP3879590B2 (en) | Servo circuit | |
| JP2001357544A (en) | Optical disk drive | |
| JPS58222676A (en) | Ghost eliminating circuit | |
| JPH10112040A (en) | Offset and balance correction device | |
| JP2001143277A (en) | Optical disk drive | |
| JPWO2007023541A1 (en) | Optical disc apparatus, signal processing semiconductor integrated circuit and operation method thereof | |
| JP2003077147A (en) | Optical pickup and optical disk device | |
| KR19990070108A (en) | Digital video disc servo analog input stage circuit | |
| JPH0522973B2 (en) | ||
| JPH02113437A (en) | Servo agc circuit for optical disk device | |
| JP2005293793A (en) | Optical disk recording and reproducing device | |
| JP2002230798A (en) | Error signal processing device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| AS | Assignment |
Owner name: SANYO ELECTRIC CO., LTD., JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SASAKI, HIDEAKI;REEL/FRAME:015488/0176 Effective date: 20040526 |
|
| STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
| CC | Certificate of correction | ||
| FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
| FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
| FPAY | Fee payment |
Year of fee payment: 4 |
|
| AS | Assignment |
Owner name: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC, ARIZONA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SANYO ELECTRIC CO., LTD.;REEL/FRAME:026594/0385 Effective date: 20110101 |
|
| AS | Assignment |
Owner name: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC, ARIZONA Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT #12/577882 PREVIOUSLY RECORDED ON REEL 026594 FRAME 0385. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT;ASSIGNOR:SANYO ELECTRIC CO., LTD;REEL/FRAME:032836/0342 Effective date: 20110101 |
|
| FPAY | Fee payment |
Year of fee payment: 8 |
|
| AS | Assignment |
Owner name: DEUTSCHE BANK AG NEW YORK BRANCH, NEW YORK Free format text: SECURITY INTEREST;ASSIGNOR:SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC;REEL/FRAME:038620/0087 Effective date: 20160415 |
|
| AS | Assignment |
Owner name: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AG Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT PATENT NUMBER 5859768 AND TO RECITE COLLATERAL AGENT ROLE OF RECEIVING PARTY IN THE SECURITY INTEREST PREVIOUSLY RECORDED ON REEL 038620 FRAME 0087. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST;ASSIGNOR:SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC;REEL/FRAME:039853/0001 Effective date: 20160415 Owner name: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT, NEW YORK Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT PATENT NUMBER 5859768 AND TO RECITE COLLATERAL AGENT ROLE OF RECEIVING PARTY IN THE SECURITY INTEREST PREVIOUSLY RECORDED ON REEL 038620 FRAME 0087. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST;ASSIGNOR:SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC;REEL/FRAME:039853/0001 Effective date: 20160415 |
|
| FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
| LAPS | Lapse for failure to pay maintenance fees |
Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
| STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
| FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20190814 |
|
| AS | Assignment |
Owner name: FAIRCHILD SEMICONDUCTOR CORPORATION, ARIZONA Free format text: RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 038620, FRAME 0087;ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:064070/0001 Effective date: 20230622 Owner name: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC, ARIZONA Free format text: RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 038620, FRAME 0087;ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:064070/0001 Effective date: 20230622 |