US7193465B2 - Variable gain amplifier capable of functioning at low power supply voltage - Google Patents

Variable gain amplifier capable of functioning at low power supply voltage Download PDF

Info

Publication number
US7193465B2
US7193465B2 US10/964,460 US96446004A US7193465B2 US 7193465 B2 US7193465 B2 US 7193465B2 US 96446004 A US96446004 A US 96446004A US 7193465 B2 US7193465 B2 US 7193465B2
Authority
US
United States
Prior art keywords
constant current
current source
amplifying
amplifying elements
terminal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related, expires
Application number
US10/964,460
Other versions
US20050083125A1 (en
Inventor
Masahiko Ota
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Alps Alpine Co Ltd
Original Assignee
Alps Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Alps Electric Co Ltd filed Critical Alps Electric Co Ltd
Assigned to ALPS ELECTRIC CO., LTD. reassignment ALPS ELECTRIC CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: OTA, MASAHIKO
Publication of US20050083125A1 publication Critical patent/US20050083125A1/en
Application granted granted Critical
Publication of US7193465B2 publication Critical patent/US7193465B2/en
Expired - Fee Related legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/45—Differential amplifiers
    • H03F3/45071—Differential amplifiers with semiconductor devices only
    • H03F3/45076—Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier
    • H03F3/45179—Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier using MOSFET transistors as the active amplifying circuit
    • H03F3/45183—Long tailed pairs
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F2200/00—Indexing scheme relating to amplifiers
    • H03F2200/513—Indexing scheme relating to amplifiers the amplifier being made for low supply voltages
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
    • H03F2203/45—Indexing scheme relating to differential amplifiers
    • H03F2203/45466—Indexing scheme relating to differential amplifiers the CSC being controlled, e.g. by a signal derived from a non specified place in the dif amp circuit
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
    • H03F2203/45—Indexing scheme relating to differential amplifiers
    • H03F2203/45638—Indexing scheme relating to differential amplifiers the LC comprising one or more coils
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
    • H03F2203/45—Indexing scheme relating to differential amplifiers
    • H03F2203/45641—Indexing scheme relating to differential amplifiers the LC being controlled, e.g. by a signal derived from a non specified place in the dif amp circuit

Definitions

  • the present invention relates to a differential type variable gain amplifier such as a variable gain differential amplifier.
  • FIG. 2 shows the structure of a conventional variable gain differential amplifier.
  • a balanced signal is input to bases of signal amplifying transistors 7 and 7 a differentially connected to a constant current source 8 .
  • variable gain amplifiers A and B are connected to collectors of the signal amplifying transistors 7 and 7 a , respectively.
  • the variable gain amplifier A amplifies a positive phase signal and the variable gain amplifier B amplifies a negative phase signal.
  • the variable gain amplifier A has gain control transistors 6 and 10
  • the variable gain amplifier B has gain control transistors 10 a and 6 a .
  • a gain control voltage 12 is applied to bases of the gain control transistors 6 and 6 a and a gain control voltage 11 is applied to bases of the gain control transistors 10 and 10 a.
  • Collectors of the gain control transistors 6 and 6 a are connected to a power supply terminal 33 via load resistors 4 and 4 a , respectively, and collectors of the gain control transistors 10 and 10 a are directly connected to a power supply terminal 34 .
  • a wiring line inductor 23 is interposed between the power supply terminal 33 and a power source 1
  • a wiring line inductor 24 is interposed between the power supply terminal 34 and the power source 1 .
  • the collector of the gain control transistor 6 is connected to an output terminal 5 and the collector of the gain control transistor 6 a is connected to an output terminal 5 a.
  • a signal amplified by the signal amplifying transistors 7 and 7 a is subjected to gain control by the variable gain amplifiers A and B. Then, the signal is output in balance to the output terminals 5 and 5 a (for example, see Japanese Unexamined Patent Application Publication No. 2001-007667 ( FIG. 4 )).
  • a voltage of the power supply terminal 33 is divided into four voltages, which are supplied to the constant current source 8 , the signal amplifying transistors 7 and 7 a , the gain control transistors 6 and 6 a of the variable gain amplifiers A and B, and the load resistors 4 and 4 a , respectively.
  • the signal amplifying transistors 7 and 7 a and the gain control transistors 6 and 6 a operate in low voltages, which consequently results in insufficient performances.
  • increasing the voltage is inappropriate in portable apparatuses using a battery as a power source.
  • the present invention is designed to solve the above-mentioned problems, and it is an object of the present invention to provide a variable gain amplifier capable of increasing the voltage applied to an amplifying element for signal amplification and an amplifying element for gain control and which is capable of providing a sufficient performance even when a voltage of a power source is low.
  • a first aspect of the present invention provides a variable gain amplifier that comprises first and second amplifying elements for signal amplification, the first and second amplifying elements being differentially connected to a first constant current source; third and fourth amplifying elements for gain control, the third and fourth amplifying elements being differentially connected to a signal input terminal connected to a second constant current source; and fifth and sixth amplifying elements for gain control, the fifth and sixth amplifying elements being differentially connected to a signal input terminal connected to a third constant current source, wherein an output terminal of the first amplifying element is connected to the second constant current source and an output terminal of the second amplifying element is connected to the third constant current source, and wherein the first constant current source is connected to a high potential terminal of a power source and the second and third constant current sources are connected to a low potential terminal of the power source.
  • the first constant current source and the first and second amplifying elements are composed of a P-channel MOS field-effect transistor, and the second and third constant current sources and the third to sixth amplifying elements are composed of an N-channel MOS field-effect transistor.
  • the first constant current source and the first and second amplifying elements are composed of a PNP transistor
  • the second and third constant current sources and the third to sixth amplifying elements are composed of an NPN transistor.
  • FIG. 1 is a circuit diagram showing the structure of a variable gain amplifier according to the present invention.
  • FIG. 2 is a circuit diagram showing the structure of a conventional variable gain amplifier.
  • FIG. 1 shows the structure of a variable gain amplifier according to the present invention.
  • a first constant current source 41 is composed of, for example, a P-channel MOS field-effect transistor (hereinafter, the field-effect transistor is referred to as an FET).
  • a source of the variable gain amplifier is connected to a high potential terminal Vdd of a power source.
  • a bias voltage Vbias 1 for allowing a constant current to flow is applied to a gate of the variable gain amplifier.
  • a first amplifying element 42 and a second amplifying element 43 also are composed of, for example, a P-channel MOSFET, and are differentially connected to each other via the sources thereof.
  • the sources of the first amplifying element 42 and the second amplifying element 43 are connected to a drain of the first constant current source 41 .
  • a second constant current source 44 and a third constant current source 47 are composed of, for example, an N-channel MOSFET. Sources of the second and third constant current sources 44 and 47 are connected to a low potential terminal (ground) of a power source. A bias voltage Vbias 2 and a bias voltage Vbias 3 for allowing the same constant current to flow are applied to gates of the second and third constant current sources 44 and 47 , respectively. Further, the drain of the first amplifying element 42 is connected to the drain of the second constant current source 44 and the drain of the second amplifying element 43 is connected to the drain of the third constant current source 47 . Furthermore, high frequency signals are input in balance to the gate serving as an input terminal of the first amplifying element 42 and the gate serving as an input terminal of the second amplifying element 43 .
  • a third amplifying element 45 for gain control and a fourth amplifying element 46 for gain control are composed of an N-channel MOSFET. Sources serving as input terminals of the third and fourth amplifying elements 45 and 46 are differentially connected to each other and are connected to the drain of the second constant current source 44 . In addition, the drain serving as an output terminal of the third amplifying element 45 is connected to the high potential terminal Vdd, and the drain serving as an output terminal of the fourth amplifying element 46 is connected to the high potential terminal Vdd via a first load resistor 50 .
  • a fifth amplifying element 48 for gain control and a sixth amplifying element 49 for gain control are composed of an N-channel MOSFET. Sources serving as input terminals of the fifth and sixth amplifying element 48 and 49 are differentially connected to each other and are connected to the drain of the third constant current source 47 . In addition, a drain serving as an output terminal of the fifth amplifying element 48 is connected to the high potential terminal Vdd via a second load resistor 51 , and a drain serving as an output terminal of the sixth amplifying element 49 is connected to the high potential terminal Vdd.
  • a gate serving as a control terminal of the third amplifying element 45 is connected to a gate serving as a control terminal of the sixth amplifying element 49
  • a gate serving as a control terminal of the fourth amplifying element 46 is connected to a gate serving as a control terminal of the fifth amplifying element 48
  • a gain control voltage is input in balance to the gates of the third and sixth amplifying elements 45 and 49 and to the gates of the fourth and fifth amplifying elements 46 and 48 .
  • signals are output in balance from the drain of the fourth amplifying element 46 and the drain of the fifth amplifying element 48 .
  • the voltage of the power source is divided into three stages, i.e., the first constant current source 41 , the first and second amplifying elements 42 and 43 , and the second and third constant current sources 44 and 47 .
  • the voltage of the power source is divided into three stages, i.e., the first and second load resistors 50 and 51 , the third to sixth amplifying elements 45 , 46 , 48 , and 49 , and the second and third constant current sources 44 and 47 . Therefore, the voltage at every divided stage is larger than that of the conventional art.
  • a current flowing into the first constant current source 41 is divided into a current that flows into the first amplifying element 42 and a current that flows into the second amplifying element 43 .
  • a current flowing into the second constant current source 44 is the same as the sum of a current flowing into the first amplifying element 42 and a total current flowing into the third and fourth amplifying elements 45 and 46 .
  • a current flowing into the third constant current source 47 is the same as the sum of a current flowing into the second amplifying element 43 and a total current flowing into the fifth and sixth amplifying elements 48 and 49 .
  • the signals output from the drain of the first amplifying element 42 are input to the sources of the third and fourth amplifying elements 45 and 46
  • the signals output from the drain-of the second amplifying element 43 are input to the sources of the fifth and sixth amplifying elements 48 and 49 .
  • the gain of the third amplifying element 45 and the gain of the fourth amplifying element 46 vary in a reverse direction by a gain control voltage.
  • the gain of the fifth amplifying element 48 and a gain of the sixth amplifying element 49 also vary in a reverse direction by the gain control voltage.
  • the gain of the fourth amplifying element 46 and the gain of the fifth amplifying element 48 vary in the same direction by the gain control voltage
  • the gain of the third amplifying element 45 and the gain of the sixth amplifying element 49 also vary in the same direction by the gain control voltage. Therefore, the signals that vary by the gain control voltage are output from the drains of the fourth and fifth amplifying elements 46 and 48 .
  • the first constant current source 41 and the first and second amplifying elements 42 and 43 are composed of a P-channel MOSFET
  • the second and third constant current sources 44 and 47 , the third and fourth amplifying elements 45 and 46 and the fifth and sixth amplifying elements 48 and 49 are composed of an N-channel MOSFET.
  • the first constant current source 41 , the first and second amplifying elements 42 and 43 , the second and third constant current sources 44 and 47 , the third and fourth amplifying elements 45 and 46 , and the fifth and sixth amplifying elements 48 and 49 may be composed of a bipolar transistor.
  • the first constant current source 41 and the first and second amplifying elements 42 and 43 may be composed of a PNP transistor
  • the second and third constant current sources 44 and 47 , the third and fourth amplifying elements 45 and 46 and the fifth and sixth amplifying elements 48 and 49 may be composed of an NPN transistor.
  • an emitter, a base, and a collector of the bipolar transistor may be constituted so as to correspond to a source, a gate, and a drain of each FET.
  • a variable gain amplifier that comprises first and second amplifying elements for signal amplification, the first and second amplifying elements being differentially connected to a first constant current source, third and fourth amplifying elements for gain control, the third and fourth amplifying elements being differentially connected to a signal input terminal connected to a second constant current source; and fifth and sixth amplifying elements for gain control, the fifth and sixth amplifying elements being differentially connected to a signal input terminal connected to a third constant current source, wherein an output terminal of the first amplifying element is connected to the second constant current source and an output terminal of the second amplifying element is connected to the third constant current source, and wherein the first constant current source is connected to a high potential terminal of a power source and the second and third constant current sources are connected to a low potential terminal of the power source.
  • the voltage of the power source is divided into three stages, i.e., the first constant current source, the first to second amplifying elements, and the second and third constant current sources.
  • the voltage of the power source is divided into three stages, i.e., the first and second load resistors, the third to sixth amplifying elements, and the second and third constant current sources.
  • first constant current source and the first and second amplifying elements are composed of a P-channel MOS field-effect transistor
  • the second and third constant current sources and the third to sixth amplifying elements are composed of an N-channel MOS field-effect transistor
  • first constant current source and the first and second amplifying elements are composed of a PNP transistor
  • second and third constant current sources and the third to sixth amplifying elements are composed of an NPN transistor

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Control Of Amplification And Gain Control (AREA)

Abstract

A variable gain amplifier contains first and second amplifying elements for signal amplification, which are differentially connected to a first constant current source. Third and fourth amplifying elements for gain control are differentially connected to a signal input terminal connected to a second constant current source. Fifth and sixth amplifying elements for gain control are differentially connected to a signal input terminal connected to a third constant current source. In addition, an output terminal of the first amplifying element is connected to the second constant current source and an output terminal of the second amplifying element is connected to the third constant current source. The first constant current source is connected to a high potential terminal of a power source and the second and third constant current sources are connected to a low potential terminal of the power source.

Description

This application claims the benefit of priority to Japanese Patent Application No. 2003-355614filed on October 15, 2003 herein incorporated by reference.
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a differential type variable gain amplifier such as a variable gain differential amplifier.
2. Description of the Related Art
FIG. 2 shows the structure of a conventional variable gain differential amplifier. A balanced signal is input to bases of signal amplifying transistors 7 and 7 a differentially connected to a constant current source 8. In addition, variable gain amplifiers A and B are connected to collectors of the signal amplifying transistors 7 and 7 a, respectively. The variable gain amplifier A amplifies a positive phase signal and the variable gain amplifier B amplifies a negative phase signal. The variable gain amplifier A has gain control transistors 6 and 10, and the variable gain amplifier B has gain control transistors 10 a and 6 a. A gain control voltage 12 is applied to bases of the gain control transistors 6 and 6 a and a gain control voltage 11 is applied to bases of the gain control transistors 10 and 10 a.
Collectors of the gain control transistors 6 and 6 a are connected to a power supply terminal 33 via load resistors 4 and 4 a, respectively, and collectors of the gain control transistors 10 and 10 a are directly connected to a power supply terminal 34. A wiring line inductor 23 is interposed between the power supply terminal 33 and a power source 1, and a wiring line inductor 24 is interposed between the power supply terminal 34 and the power source 1. In addition, the collector of the gain control transistor 6 is connected to an output terminal 5 and the collector of the gain control transistor 6 a is connected to an output terminal 5 a.
In the above-mentioned structure, a signal amplified by the signal amplifying transistors 7 and 7 a is subjected to gain control by the variable gain amplifiers A and B. Then, the signal is output in balance to the output terminals 5 and 5 a (for example, see Japanese Unexamined Patent Application Publication No. 2001-007667 (FIG. 4)).
However, in the above-mentioned structure, a voltage of the power supply terminal 33 is divided into four voltages, which are supplied to the constant current source 8, the signal amplifying transistors 7 and 7 a, the gain control transistors 6 and 6 a of the variable gain amplifiers A and B, and the load resistors 4 and 4 a, respectively. As a result, low voltages are supplied, and the signal amplifying transistors 7 and 7 a and the gain control transistors 6 and 6 a operate in low voltages, which consequently results in insufficient performances. To solve this problem, it is necessary to increase the voltage supplied. However, increasing the voltage is inappropriate in portable apparatuses using a battery as a power source.
SUMMARY OF THE INVENTION
Accordingly, the present invention is designed to solve the above-mentioned problems, and it is an object of the present invention to provide a variable gain amplifier capable of increasing the voltage applied to an amplifying element for signal amplification and an amplifying element for gain control and which is capable of providing a sufficient performance even when a voltage of a power source is low.
In order to achieve the above-mentioned object, a first aspect of the present invention provides a variable gain amplifier that comprises first and second amplifying elements for signal amplification, the first and second amplifying elements being differentially connected to a first constant current source; third and fourth amplifying elements for gain control, the third and fourth amplifying elements being differentially connected to a signal input terminal connected to a second constant current source; and fifth and sixth amplifying elements for gain control, the fifth and sixth amplifying elements being differentially connected to a signal input terminal connected to a third constant current source, wherein an output terminal of the first amplifying element is connected to the second constant current source and an output terminal of the second amplifying element is connected to the third constant current source, and wherein the first constant current source is connected to a high potential terminal of a power source and the second and third constant current sources are connected to a low potential terminal of the power source.
Further, in a second aspect of the present invention, the first constant current source and the first and second amplifying elements are composed of a P-channel MOS field-effect transistor, and the second and third constant current sources and the third to sixth amplifying elements are composed of an N-channel MOS field-effect transistor.
Furthermore, in a third aspect of the present invention, the first constant current source and the first and second amplifying elements are composed of a PNP transistor, and the second and third constant current sources and the third to sixth amplifying elements are composed of an NPN transistor.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 is a circuit diagram showing the structure of a variable gain amplifier according to the present invention; and
FIG. 2 is a circuit diagram showing the structure of a conventional variable gain amplifier.
 DESCRIPTION OF THE PREFERRED EMBODIMENTS
FIG. 1 shows the structure of a variable gain amplifier according to the present invention. A first constant current source 41 is composed of, for example, a P-channel MOS field-effect transistor (hereinafter, the field-effect transistor is referred to as an FET). A source of the variable gain amplifier is connected to a high potential terminal Vdd of a power source. A bias voltage Vbias1 for allowing a constant current to flow is applied to a gate of the variable gain amplifier. Further, a first amplifying element 42 and a second amplifying element 43 also are composed of, for example, a P-channel MOSFET, and are differentially connected to each other via the sources thereof. In addition, the sources of the first amplifying element 42 and the second amplifying element 43 are connected to a drain of the first constant current source 41.
A second constant current source 44 and a third constant current source 47 are composed of, for example, an N-channel MOSFET. Sources of the second and third constant current sources 44 and 47 are connected to a low potential terminal (ground) of a power source. A bias voltage Vbias2 and a bias voltage Vbias3 for allowing the same constant current to flow are applied to gates of the second and third constant current sources 44 and 47, respectively. Further, the drain of the first amplifying element 42 is connected to the drain of the second constant current source 44 and the drain of the second amplifying element 43 is connected to the drain of the third constant current source 47. Furthermore, high frequency signals are input in balance to the gate serving as an input terminal of the first amplifying element 42 and the gate serving as an input terminal of the second amplifying element 43.
A third amplifying element 45 for gain control and a fourth amplifying element 46 for gain control are composed of an N-channel MOSFET. Sources serving as input terminals of the third and fourth amplifying elements 45 and 46 are differentially connected to each other and are connected to the drain of the second constant current source 44. In addition, the drain serving as an output terminal of the third amplifying element 45 is connected to the high potential terminal Vdd, and the drain serving as an output terminal of the fourth amplifying element 46 is connected to the high potential terminal Vdd via a first load resistor 50.
In addition, a fifth amplifying element 48 for gain control and a sixth amplifying element 49 for gain control are composed of an N-channel MOSFET. Sources serving as input terminals of the fifth and sixth amplifying element 48 and 49 are differentially connected to each other and are connected to the drain of the third constant current source 47. In addition, a drain serving as an output terminal of the fifth amplifying element 48 is connected to the high potential terminal Vdd via a second load resistor 51, and a drain serving as an output terminal of the sixth amplifying element 49 is connected to the high potential terminal Vdd.
A gate serving as a control terminal of the third amplifying element 45 is connected to a gate serving as a control terminal of the sixth amplifying element 49, and a gate serving as a control terminal of the fourth amplifying element 46 is connected to a gate serving as a control terminal of the fifth amplifying element 48. Also, a gain control voltage is input in balance to the gates of the third and sixth amplifying elements 45 and 49 and to the gates of the fourth and fifth amplifying elements 46 and 48. In addition, signals are output in balance from the drain of the fourth amplifying element 46 and the drain of the fifth amplifying element 48.
According to the above-mentioned structure, seeing a current flow path from the first constant current source 41 to the second and third constant current sources 44 and 45, the voltage of the power source is divided into three stages, i.e., the first constant current source 41, the first and second amplifying elements 42 and 43, and the second and third constant current sources 44 and 47. In addition, seeing a current flow path from the first and second load resistors 50 and 51 to the second and third constant current sources 44 and 47, the voltage of the power source is divided into three stages, i.e., the first and second load resistors 50 and 51, the third to sixth amplifying elements 45, 46, 48, and 49, and the second and third constant current sources 44 and 47. Therefore, the voltage at every divided stage is larger than that of the conventional art.
In the above-mentioned structure, a current flowing into the first constant current source 41 is divided into a current that flows into the first amplifying element 42 and a current that flows into the second amplifying element 43. In addition, a current flowing into the second constant current source 44 is the same as the sum of a current flowing into the first amplifying element 42 and a total current flowing into the third and fourth amplifying elements 45 and 46. Similarly, a current flowing into the third constant current source 47 is the same as the sum of a current flowing into the second amplifying element 43 and a total current flowing into the fifth and sixth amplifying elements 48 and 49.
Further, the signals output from the drain of the first amplifying element 42 are input to the sources of the third and fourth amplifying elements 45 and 46, and the signals output from the drain-of the second amplifying element 43 are input to the sources of the fifth and sixth amplifying elements 48 and 49.
Furthermore, the gain of the third amplifying element 45 and the gain of the fourth amplifying element 46 vary in a reverse direction by a gain control voltage. Similarly, the gain of the fifth amplifying element 48 and a gain of the sixth amplifying element 49 also vary in a reverse direction by the gain control voltage. However, the gain of the fourth amplifying element 46 and the gain of the fifth amplifying element 48 vary in the same direction by the gain control voltage, and the gain of the third amplifying element 45 and the gain of the sixth amplifying element 49 also vary in the same direction by the gain control voltage. Therefore, the signals that vary by the gain control voltage are output from the drains of the fourth and fifth amplifying elements 46 and 48.
Furthermore, in FIG. 1, the first constant current source 41 and the first and second amplifying elements 42 and 43 are composed of a P-channel MOSFET, and the second and third constant current sources 44 and 47, the third and fourth amplifying elements 45 and 46 and the fifth and sixth amplifying elements 48 and 49 are composed of an N-channel MOSFET. However, the first constant current source 41, the first and second amplifying elements 42 and 43, the second and third constant current sources 44 and 47, the third and fourth amplifying elements 45 and 46, and the fifth and sixth amplifying elements 48 and 49 may be composed of a bipolar transistor. In this case, the first constant current source 41 and the first and second amplifying elements 42 and 43 may be composed of a PNP transistor, and the second and third constant current sources 44 and 47, the third and fourth amplifying elements 45 and 46 and the fifth and sixth amplifying elements 48 and 49 may be composed of an NPN transistor. In addition, an emitter, a base, and a collector of the bipolar transistor may be constituted so as to correspond to a source, a gate, and a drain of each FET.
According to the present invention, there is provided a variable gain amplifier that comprises first and second amplifying elements for signal amplification, the first and second amplifying elements being differentially connected to a first constant current source, third and fourth amplifying elements for gain control, the third and fourth amplifying elements being differentially connected to a signal input terminal connected to a second constant current source; and fifth and sixth amplifying elements for gain control, the fifth and sixth amplifying elements being differentially connected to a signal input terminal connected to a third constant current source, wherein an output terminal of the first amplifying element is connected to the second constant current source and an output terminal of the second amplifying element is connected to the third constant current source, and wherein the first constant current source is connected to a high potential terminal of a power source and the second and third constant current sources are connected to a low potential terminal of the power source. As a result, seeing a current flow path from the first constant current source to the second and third constant current sources, the voltage of the power source is divided into three stages, i.e., the first constant current source, the first to second amplifying elements, and the second and third constant current sources. In addition, seeing a current flow path from the first and second load resistors to the second and third constant current sources, the voltage of the power source is divided into three stages, i.e., the first and second load resistors, the third to sixth amplifying elements, and the second and third constant current sources. As a result, the voltage at every divided stage is larger than that of the conventional art and thus even when a voltage of the power source is low, a sufficient performance can be provided. Accordingly, a variable gain amplifier that is suitable for a portable apparatus having a low voltage of the power source can be obtained.
Further, since the first constant current source and the first and second amplifying elements are composed of a P-channel MOS field-effect transistor, and the second and third constant current sources and the third to sixth amplifying elements are composed of an N-channel MOS field-effect transistor, an MOS integrated circuit can be obtained.
Furthermore, since the first constant current source and the first and second amplifying elements are composed of a PNP transistor, and the second and third constant current sources and the third to sixth amplifying elements are composed of an NPN transistor, a bipolar integrated circuit can be obtained.

Claims (2)

1. A variable gain amplifier comprising:
a first constant current source, a second constant current source, and a third constant current source;
differentially-connected first and second amplifying elements for signal amplification;
differentially-connected third and fourth amplifying elements for gain control; and
differentially-connected fifth and sixth amplifying elements for gain control,
wherein the first constant current source and the first and second amplifying elements are composed of a PNP transistor,
wherein the second and third constant current sources and the third to sixth amplifying elements are composed of an NPN transistor,
wherein drains of the first and second amplifying elements are connected to each other at a node, and the node is connected to a first terminal of the first constant current source,
wherein sources of the third and fourth amplifying elements are connected to each other at a node, and the node is connected to a source of the first amplifying element,
wherein sources of the fifth and sixth amplifying elements are connected to each other at a node, and the node is connected to a source of the second amplifying element,
wherein a second terminal of the first constant current source is connected to a high potential terminal of a power source,
wherein a first terminal of the second constant current source is connected to the node of the sources of the first, third, and fourth amplifying elements, and a second terminal of the second constant current source is connected to a low potential terminal of the power source, and
wherein a first terminal of the third constant current source is connected to the node of the sources of the second, fifth, and sixth amplifying elements, and a second terminal of the third constant current source is connected to the low potential terminal of the power source.
2. A variable gain amplifier comprising:
a first constant current source, a second constant current source, and a third constant current source;
differentially-connected first and second amplifying elements for signal amplification;
differentially-connected third and fourth amplifying elements for gain control; and
differentially-connected fifth and sixth amplifying elements for gain control,
wherein the first constant current source and the first and second amplifying elements are formed by P-channel MOS field-effect transistors,
wherein the second and third constant current sources and the third to sixth amplifying elements are formed by N-channel MOS field-effect transistors,
wherein drains of the first and second amplifying elements are connected to each other at a node, and the node is connected to a first terminal of the first constant current source,
wherein sources of the third and fourth amplifying elements are connected to each other at a node, and the node is connected to a source of the first amplifying element,
wherein sources of the fifth and sixth amplifying elements are connected to each other at a node, and the node is connected to a source of the second amplifying element,
wherein a second terminal of the first constant current source is connected to a high potential terminal of a power source,
wherein a first terminal of the second constant current source is connected to the node of the sources of the first, third, and fourth amplifying elements, and a second terminal of the second constant current source is connected to a low potential terminal of the power source, and
wherein a first terminal of the third constant current source is connected to the node of the sources of the second, fifth, and sixth amplifying elements, and a second terminal of the third constant current source is connected to the low potential terminal of the power source.
US10/964,460 2003-10-15 2004-10-12 Variable gain amplifier capable of functioning at low power supply voltage Expired - Fee Related US7193465B2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2003355614A JP2005123821A (en) 2003-10-15 2003-10-15 Variable gain amplifier
JP2003-355614 2003-10-15

Publications (2)

Publication Number Publication Date
US20050083125A1 US20050083125A1 (en) 2005-04-21
US7193465B2 true US7193465B2 (en) 2007-03-20

Family

ID=34509769

Family Applications (1)

Application Number Title Priority Date Filing Date
US10/964,460 Expired - Fee Related US7193465B2 (en) 2003-10-15 2004-10-12 Variable gain amplifier capable of functioning at low power supply voltage

Country Status (2)

Country Link
US (1) US7193465B2 (en)
JP (1) JP2005123821A (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007174289A (en) * 2005-12-22 2007-07-05 Fujitsu Ltd Analog multiple stage amplifying circuit for sensor
JP6072387B1 (en) * 2016-03-23 2017-02-01 三菱電機株式会社 Variable gain amplifier

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5896063A (en) * 1997-04-30 1999-04-20 Maxim Integrated Products, Inc. Variable gain amplifier with improved linearity and bandwidth
US5920810A (en) * 1997-05-05 1999-07-06 Motorola, Inc. Multiplier and method for mixing signals
JP2001007667A (en) 1999-06-24 2001-01-12 Mitsubishi Electric Corp Variable gain amplifier and differential amplifier

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5896063A (en) * 1997-04-30 1999-04-20 Maxim Integrated Products, Inc. Variable gain amplifier with improved linearity and bandwidth
US5920810A (en) * 1997-05-05 1999-07-06 Motorola, Inc. Multiplier and method for mixing signals
JP2001007667A (en) 1999-06-24 2001-01-12 Mitsubishi Electric Corp Variable gain amplifier and differential amplifier

Also Published As

Publication number Publication date
US20050083125A1 (en) 2005-04-21
JP2005123821A (en) 2005-05-12

Similar Documents

Publication Publication Date Title
US9236841B2 (en) Current-feedback operational amplifier
US6437645B1 (en) Slew rate boost circuitry and method
US6208208B1 (en) Operationally amplifying method and operational amplifier
US6608526B1 (en) CMOS assisted output stage
US8797100B2 (en) Circuit unit, bias circuit with circuit unit and differential amplifier circuit with first and second circuit unit
US7358810B2 (en) Buffer amplifier
US7459976B2 (en) Apparatus and method for biasing cascode devices in a differential pair using the input, output, or other nodes in the circuit
US7443240B2 (en) AM intermediate frequency variable gain amplifier circuit, variable gain amplifier circuit and its semiconductor integrated circuit
US6833760B1 (en) Low power differential amplifier powered by multiple unequal power supply voltages
US6362682B2 (en) Common-mode feedback circuit and method
US7098736B2 (en) Amplifier circuit
US6788143B1 (en) Cascode stage for an operational amplifier
US5515006A (en) Low distortion efficient large swing CMOS amplifier output
US20050200411A1 (en) Differential amplifier without common mode feedback
US6759903B2 (en) Amplifier
US7193465B2 (en) Variable gain amplifier capable of functioning at low power supply voltage
US6937100B2 (en) Amplifier circuit with common mode feedback
KR100574969B1 (en) Regulated cascode amplifier circuit with gain enhancement
US7170337B2 (en) Low voltage wide ratio current mirror
US5164614A (en) Low power bias voltage generating circuit comprising a current mirror
US7005921B2 (en) Common-mode feedback circuit
JPH07249946A (en) Ab class push-pull driving circuit, its driving method and ab class electronic circuit
JP3341945B2 (en) Operational amplifier
US7012465B2 (en) Low-voltage class-AB output stage amplifier
US6069532A (en) Technique for designing a bias circuit for an amplifier in an integrated circuit device

Legal Events

Date Code Title Description
AS Assignment

Owner name: ALPS ELECTRIC CO., LTD., JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:OTA, MASAHIKO;REEL/FRAME:015901/0920

Effective date: 20040910

FPAY Fee payment

Year of fee payment: 4

REMI Maintenance fee reminder mailed
LAPS Lapse for failure to pay maintenance fees
STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20150320