US7170159B1 - Low CTE substrates for use with low-k flip-chip package devices - Google Patents

Low CTE substrates for use with low-k flip-chip package devices Download PDF

Info

Publication number
US7170159B1
US7170159B1 US11/160,753 US16075305A US7170159B1 US 7170159 B1 US7170159 B1 US 7170159B1 US 16075305 A US16075305 A US 16075305A US 7170159 B1 US7170159 B1 US 7170159B1
Authority
US
United States
Prior art keywords
mounting surface
package substrate
coefficient
thermal expansion
chip
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
US11/160,753
Other versions
US20070007649A1 (en
Inventor
Szu-Wei Lu
Hsin-Hui Lee
Chien-Hsiun Lee
Mirng-Ji Lii
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Taiwan Semiconductor Manufacturing Co TSMC Ltd
Original Assignee
Taiwan Semiconductor Manufacturing Co TSMC Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Taiwan Semiconductor Manufacturing Co TSMC Ltd filed Critical Taiwan Semiconductor Manufacturing Co TSMC Ltd
Priority to US11/160,753 priority Critical patent/US7170159B1/en
Assigned to TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD. reassignment TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: LEE, CHIEN-HSIUN, LII, MIRNG-JI, LEE, HSIN-HUI, LU, SZU-WEI
Priority to SG200602447A priority patent/SG128546A1/en
Priority to TW095122356A priority patent/TWI301648B/en
Priority to CNB2006100984788A priority patent/CN100421245C/en
Priority to US11/610,752 priority patent/US7491624B2/en
Publication of US20070007649A1 publication Critical patent/US20070007649A1/en
Application granted granted Critical
Publication of US7170159B1 publication Critical patent/US7170159B1/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • H01L23/3128—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/12—Mountings, e.g. non-detachable insulating substrates
    • H01L23/14—Mountings, e.g. non-detachable insulating substrates characterised by the material or its electrical properties
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/12—Mountings, e.g. non-detachable insulating substrates
    • H01L23/14—Mountings, e.g. non-detachable insulating substrates characterised by the material or its electrical properties
    • H01L23/15—Ceramic or glass substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/373—Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
    • H01L23/3735—Laminates or multilayers, e.g. direct bond copper ceramic substrates
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/0271—Arrangements for reducing stress or warp in rigid printed circuit boards, e.g. caused by loads, vibrations or differences in thermal expansion
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/563—Encapsulation of active face of flip-chip device, e.g. underfilling or underencapsulation of flip-chip, encapsulation preform on chip or mounting substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/13116—Lead [Pb] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16227—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73203—Bump and layer connectors
    • H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/818—Bonding techniques
    • H01L2224/81801—Soldering or alloying
    • H01L2224/81805—Soldering or alloying involving forming a eutectic alloy at the bonding interface
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92—Specific sequence of method steps
    • H01L2224/921—Connecting a surface with connectors of different types
    • H01L2224/9212—Sequential connecting processes
    • H01L2224/92122—Sequential connecting processes the first connecting process involving a bump connector
    • H01L2224/92125—Sequential connecting processes the first connecting process involving a bump connector the second connecting process involving a layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01019—Potassium [K]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01037—Rubidium [Rb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01068—Erbium [Er]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/0132—Binary Alloys
    • H01L2924/01322—Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/06—Thermal details
    • H05K2201/068—Thermal details wherein the coefficient of thermal expansion is important
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
    • H05K2201/10621—Components characterised by their electrical contacts
    • H05K2201/10674—Flip chip
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/46—Manufacturing multilayer circuits
    • H05K3/4602—Manufacturing multilayer circuits characterized by a special circuit board as base or central core whereon additional circuit layers are built or additional circuit boards are laminated

Definitions

  • This disclosure relates generally to manufacturing techniques for semiconductor devices, and more particularly to low CTE substrates for use with low-k flip-chip semiconductor package devices.
  • IC integrated circuit
  • a flip-chip package device includes a direct electrical connection of face down (that is, “flipped”) electronic components onto substrates, such as ceramic substrates, circuit boards, or carriers using conductive solder bump formed in a ball grid array (BGA) on bondpads of the chip.
  • Flip-chip technology is quickly replacing older wire bonding technology that uses face up chips with a wire connected to each pad on the chip.
  • Flip-chip technology fabricates bumps (typically Pb/Sn solders) on aluminum bondpads on the chips, and interconnects the bumps directly to the package media, which are usually ceramic- or plastic-based. The flip-chip is bonded face down to the package medium through the shortest paths.
  • the flip-chip technique using an array of I/O interconnects, has the advantage of achieving the highest density of interconnection to the device, combined with a very low inductance interconnection to the package.
  • the bumps of the flip-chip assembly serve several functions.
  • the bumps provide an electrical conductive path from the IC chip (or die) to the substrate on which the chip is mounted.
  • a thermally conductive path is also provided by the bumps to carry heat from the chip to the substrate.
  • the bumps also provide part of the mechanical mounting of the chip to the substrate.
  • a spacer is also provided by the bumps, which prevents electrical contact between the chip and the substrate connectors.
  • the bumps also act as a short lead to relieve mechanical strain between the chip and the substrate.
  • the flip-chip package device can generate a considerable amount of heat during operation that may range from about 25 to 100 watts concentrated in the area of the chip, which usually ranges from 1 to 4 cubic centimeters. Those working in the art are constantly seeking ways to control and manage this concentrated heat generation to avoid failure of the package device due to overheating.
  • the substrate onto which the flip-chip may be mounted can be a single layer structure, or the substrate may comprise two or many more layers of materials. Often these materials tend to be quite diverse in their composition and structure.
  • the coefficient of thermal expansion (CTE) for these different layers may be considerably different and may result in uncontrolled bending or thermally induced substrate surface distortions. Such distortions can cause failure of the flip-chip or other components of the substrate.
  • CTE coefficient of thermal expansion
  • the use of a low CTE material as a package substrate minimizes the CTE mismatch between the package substrate and the CTE of a typical silicon IC chip.
  • stress around the bonds between the BGA and the bonding pads of the chip or package substrate is relieved by increasing the coplanarity of the package substrate and the chip at large temperature variations.
  • the disclosed approach is especially beneficial in package devices employing eutectic or lead-free bumps solder bumps/balls, which tend to be more brittle due to less lead content.
  • the CTE of the selected underfill is less critical due to the decrease in CTE mismatch between the IC chip and the package substrate, which therefore allows the manufacturer of the package device a broader choice of available underfill materials.
  • a semiconductor device implementing the disclosed techniques.
  • the device comprises an IC chip having at least one coupling component formed on an exterior surface of the IC chip.
  • the device includes a package substrate having a mounting surface with bonding pads that are configured to receive the at least one coupling component.
  • the package substrate is selected or manufactured such that it has a coefficient of thermal expansion in a direction perpendicular to its mounting surface that is less than approximately twice a coefficient of thermal expansion along a plane parallel to its mounting surface.
  • a method of manufacturing a semiconductor device comprises providing an IC chip, and forming at least one coupling component on an exterior surface of the IC chip.
  • the method also includes producing a package substrate having a coefficient of thermal expansion in a direction perpendicular to its mounting surface that is less than approximately twice a coefficient of thermal expansion along a plane parallel to its mounting surface.
  • the method also includes forming bonding pads on a mounting surface of the package substrate that are configured to receive the at least one coupling component.
  • FIG. 1 illustrates one embodiment of a semiconductor package device constructed according to the disclosed principles
  • FIG. 1A illustrates a three-dimensional diagram demonstrating directions that are parallel and perpendicular to the mounting surfaces of the IC chip and package substrate illustrated in FIG. 1 ;
  • FIG. 2 illustrates another embodiment of the package device illustrated in FIG. 1 .
  • the package device 100 includes an integrated circuit (IC) chip 110 that contains numerous active and inactive components to form one or more functional integrated circuits.
  • the IC chip 110 is configured for mounting onto another substrate 120 using a flip-chip technique.
  • solder bumps (or other appropriate coupling components) 130 are formed on the bottom or mounting surface of the IC chip 110 in a BGA.
  • the substrate 120 on which the IC chip 110 is mounted is a package substrate 120 .
  • the package substrate 120 includes bonding pads (one of which is labeled 140 ) formed on an exterior mounting surface that faces the IC chip 110 , and which are configured to receive the solder bumps 130 from the IC chip during the flip-chip mounting.
  • an underfill material 150 may be employed to reinforce the bond between the IC chip 110 and the package substrate 120 , as well as insulate the electrical connections provided by the solder bumps 130 in flip-chip applications.
  • the package substrate 120 is specifically constructed or selected so that it comprises a coefficient of thermal expansion (CTE) in a direction perpendicular to its mounting surface (arrow Z in FIG. 1A ) that is less than approximately twice a CTE along a plane parallel (defined by arrow X and arrow Y in FIG. 1A ) to its mounting surface.
  • FIG. 1A illustrates a three-dimensional diagram demonstrating directions that are parallel and perpendicular to the mounting surfaces of the IC chip 110 and package substrate 120 illustrated in FIG. 1 , where the parallel plane is defined by the X and Y arrows.
  • the CTE for the package substrate 120 in the perpendicular direction is less than 35 ppm/° C. In the same exemplary embodiments, the CTE for the package substrate 120 along the parallel plane (arrows X and Y) is less than 15 ppm/° C.
  • a package substrate 120 was selected that comprises a CTE along the parallel plane of about 11–13 ppm/° C., while its CTE in the perpendicular direction is about 16 ppm/° C.
  • Such exemplary materials for use as the package substrate 120 may be purchased from several different manufacturers. Table 1 sets forth performance characteristics of some exemplary low CTE materials that were tested, as well as the performance characteristics of other materials available for use as package substrates.
  • Product D has a measured CTE along the parallel plane of about 11–12 ppm/° C., and a CTE in the perpendicular direction of about 27 ppm/° C., along with a glass transition temperature (Tg) of about 165° C.
  • Product E is even better for use as described herein with a measured CTE along the parallel plane of about 13 ppm/° C., and a CTE in the perpendicular direction of about 16 ppm/° C., along with a higher glass transition temperature (Tg) of about 220° C.
  • Product F has a measured CTE along the parallel plane of about 14–16 ppm/° C., and a CTE in the perpendicular direction of about 28 ppm/° C., along with a glass transition temperature (Tg) of about 250° C.
  • the failure to manage the heat generated by package devices using flip-chip-mounted IC chips may result in device failure, from both an electrical and a structural level.
  • the heat generated from the IC chip during operation may cause the chip dimensions to change, and thus result in damage to signals generated by the chip.
  • thermal expansion brought on by high operational temperatures may cause the chip to curve, bend or crack, and these distortions in the chip may result in damage to the electrical connections between the chip and the substrate.
  • the package substrate onto which the IC chip is mounted may have considerably different (i.e., mismatched) CTEs, which may result in uncontrolled bending or thermal-induced substrate surface distortions. More specifically, the mismatch in CTE between the IC chip (typically around 3 ppm/° C.
  • the disclosed technique replaces the typical organic, plastic, or ceramic package substrate with a low-CTE package substrate.
  • a low CTE material as a package substrate (as compared to, for example, typical printed circuit board implementations) minimizes the CTE mismatch between the package substrate and the CTE of a typical silicon IC chip.
  • the disclosed approach is especially beneficial in package devices employing eutectic or lead-free solder bumps/balls, which tend to be more brittle due to less lead content.
  • the CTE of the selected underfill is less critical due to the decrease in CTE mismatch between the IC chip and the package substrate, which therefore allows the manufacturer of the package device a broader selection of which underfill material is employed.
  • Table 2 sets forth exemplary measurements for ball coplanarity of package devices (die sizes of 14 mm 2 ⁇ 14 mm 2 ) taken using ICOS.
  • FIG. 2 illustrates another embodiment of the package device 200 illustrated in FIG. 1 , but still incorporating the low CTE package substrate disclosed herein.
  • This package device 200 still includes the IC chip 110 mounted via solder bumps 130 on the bonding pads 140 of a package substrate 120 .
  • the package substrate 120 is selected to have a CTE in a direction perpendicular to the mounting surface of the package substrate that is less than approximately twice a CTE along a plane parallel to that mounting surface.
  • the package substrate 120 is manufactured having multiple layers. More specifically, the package substrate 120 comprises a core layer 210 that is manufactured or selected to provide the low CTE as defined above.
  • the Product E and Product F laminate materials discussed in detail above may be employed as the core layer 210 in the package substrate 120 .
  • the beneficial performance characteristics of materials such as these create a package substrate 120 that provides a low mismatch in CTE between the package substrate 120 and the IC chip 110 . These characteristics include, but are not limited to, being halogen-free, having a high glass transition temperature, and having a low CTE.
  • Products E and F are described in detail herein, the disclosed techniques are not limited to the implementation of only these particular materials. Rather, any material having the disclosed desirable characteristics, whether intended for semiconductor use or not, may be employed in a package device in the manner set forth herein. Thus, no limitation to any particular single material is intended or should be implied or inferred from this disclosure.
  • the package substrate 120 in this embodiment also now includes build-up layers 220 formed on either side of the core layer 210 .
  • build-up layers 220 may be added to the core layer 210 for increasing the thickness, density, or strength of the package substrate 120 and/or further assisting with correcting CTE mismatches between the package substrate 120 and the IC chip 110 .
  • build-up layers 220 were also selected or constructed to be low-CTE layers of the package substrate 120 .
  • different build-up materials such as Ajinomoto build-up film (ABF) are available with a large variety of performance characteristics.
  • ABS Ajinomoto build-up film
  • the build-up layers 220 may be solder resist layers selected to help insulate areas surrounding the bonding pads 140 formed on the package substrate 120 .
  • solder resist layers may also have a variety of performance characteristics that guide the selection or manufacture of a particularly suitable material. Table 3 sets forth performance characteristics for several build-up materials and solder resist materials for use as a part of the package substrate 120 .

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Chemical & Material Sciences (AREA)
  • Ceramic Engineering (AREA)
  • Materials Engineering (AREA)
  • Wire Bonding (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Structures For Mounting Electric Components On Printed Circuit Boards (AREA)

Abstract

Disclosed are techniques that teach the replacement of the typical organic, plastic, or ceramic package substrate used in semiconductor package devices with a low-CTE package substrate. In one embodiment, a semiconductor device implementing the disclosed techniques is provided, where the device comprises an integrated circuit chip having at least one coupling component formed on an exterior surface thereof. Also, the device includes a package substrate having a mounting surface with bonding pads that are configured to receive the at least one coupling component. In such embodiments, the package substrate is selected or manufactured such that it has a coefficient of thermal expansion in a direction perpendicular to its mounting surface that is less than approximately twice a coefficient of thermal expansion along a plane parallel to its mounting surface.

Description

TECHNICAL FIELD
This disclosure relates generally to manufacturing techniques for semiconductor devices, and more particularly to low CTE substrates for use with low-k flip-chip semiconductor package devices.
BACKGROUND
The packaging of integrated circuit (IC) chips is one of the most important steps in the manufacturing process, contributing significantly to their overall cost, performance and reliability. As semiconductor devices reach higher levels of integration, packaging technologies have become critical. Packaging of the IC chip accounts for a considerable portion of the cost of producing the device, and failure of the package leads to costly yield reduction.
Continued decrease in semiconductor device feature size has led to a significant increase in semiconductor device density, which places increased emphasis on device or package I/O capabilities. The metal connections, which connect the integrated circuit to other circuits or to system components, have therefore become more important and can, with further miniaturization of the semiconductor device, have an increasingly negative impact on circuit performance. One of the approaches taken to solve such packaging problems is to design chips and chip packaging techniques that offer dependable methods of increased interconnecting of chips at a reasonable manufacturing cost. This has led to the development of “flip-chip” semiconductor packages.
A flip-chip package device includes a direct electrical connection of face down (that is, “flipped”) electronic components onto substrates, such as ceramic substrates, circuit boards, or carriers using conductive solder bump formed in a ball grid array (BGA) on bondpads of the chip. Flip-chip technology is quickly replacing older wire bonding technology that uses face up chips with a wire connected to each pad on the chip. Flip-chip technology fabricates bumps (typically Pb/Sn solders) on aluminum bondpads on the chips, and interconnects the bumps directly to the package media, which are usually ceramic- or plastic-based. The flip-chip is bonded face down to the package medium through the shortest paths. These technologies can be applied not only to single-chip packaging, but also to higher or integrated levels of packaging in which the packages are larger, and to more sophisticated substrates that accommodate several chips to form larger functional units. The flip-chip technique, using an array of I/O interconnects, has the advantage of achieving the highest density of interconnection to the device, combined with a very low inductance interconnection to the package.
The bumps of the flip-chip assembly serve several functions. The bumps provide an electrical conductive path from the IC chip (or die) to the substrate on which the chip is mounted. A thermally conductive path is also provided by the bumps to carry heat from the chip to the substrate. The bumps also provide part of the mechanical mounting of the chip to the substrate. A spacer is also provided by the bumps, which prevents electrical contact between the chip and the substrate connectors. Furthermore, the bumps also act as a short lead to relieve mechanical strain between the chip and the substrate.
Despite providing numerous advantages, such semiconductor package devices or assemblies are very delicate structures, the design and manufacturing of which creates difficult and unique technical problems. Continual efforts by those working in the art are being undertaken to improve the performance, reliability and useful life of microelectronic assemblies, particularly those using flip-chips. For example, the flip-chip package device can generate a considerable amount of heat during operation that may range from about 25 to 100 watts concentrated in the area of the chip, which usually ranges from 1 to 4 cubic centimeters. Those working in the art are constantly seeking ways to control and manage this concentrated heat generation to avoid failure of the package device due to overheating.
Failure to manage the heat generated by the flip-chip may be very costly. The heat generated from the flip-chip during operation may cause the chip dimensions to change and may result in damage to signals generated by the chip. Furthermore, thermal expansion may cause the chip to curve, bend or crack. These distortions in the chip may result in damage to the electrical connections between the chip and the substrate. Furthermore, the substrate onto which the flip-chip may be mounted can be a single layer structure, or the substrate may comprise two or many more layers of materials. Often these materials tend to be quite diverse in their composition and structure. The coefficient of thermal expansion (CTE) for these different layers may be considerably different and may result in uncontrolled bending or thermally induced substrate surface distortions. Such distortions can cause failure of the flip-chip or other components of the substrate. In particular, in low-k package devices, the delamination at the interface of the copper (or comparable metal) layers and the passivation layer caused by larger CTE mismatches has become a prominent source of device failure.
SUMMARY
Disclosed are techniques that replace the typical organic, plastic, or ceramic package substrate used in semiconductor package devices with a low-CTE package substrate. The use of a low CTE material as a package substrate (as compared to, for example, typical printed circuit board implementations) minimizes the CTE mismatch between the package substrate and the CTE of a typical silicon IC chip. By easing the CTE mismatch between these components of the package device, stress around the bonds between the BGA and the bonding pads of the chip or package substrate is relieved by increasing the coplanarity of the package substrate and the chip at large temperature variations. Moreover, the disclosed approach is especially beneficial in package devices employing eutectic or lead-free bumps solder bumps/balls, which tend to be more brittle due to less lead content. Still further, the CTE of the selected underfill is less critical due to the decrease in CTE mismatch between the IC chip and the package substrate, which therefore allows the manufacturer of the package device a broader choice of available underfill materials.
In one embodiment, a semiconductor device implementing the disclosed techniques is provided. In such an embodiment, the device comprises an IC chip having at least one coupling component formed on an exterior surface of the IC chip. Also, the device includes a package substrate having a mounting surface with bonding pads that are configured to receive the at least one coupling component. In such embodiments, the package substrate is selected or manufactured such that it has a coefficient of thermal expansion in a direction perpendicular to its mounting surface that is less than approximately twice a coefficient of thermal expansion along a plane parallel to its mounting surface.
In another aspect, a method of manufacturing a semiconductor device is also provided. In one embodiment, the method comprises providing an IC chip, and forming at least one coupling component on an exterior surface of the IC chip. In such embodiments, the method also includes producing a package substrate having a coefficient of thermal expansion in a direction perpendicular to its mounting surface that is less than approximately twice a coefficient of thermal expansion along a plane parallel to its mounting surface. The method also includes forming bonding pads on a mounting surface of the package substrate that are configured to receive the at least one coupling component.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 illustrates one embodiment of a semiconductor package device constructed according to the disclosed principles;
FIG. 1A illustrates a three-dimensional diagram demonstrating directions that are parallel and perpendicular to the mounting surfaces of the IC chip and package substrate illustrated in FIG. 1; and
FIG. 2 illustrates another embodiment of the package device illustrated in FIG. 1.
 DETAILED DESCRIPTION
Turning initially to FIG. 1, illustrated is one embodiment of a semiconductor package device 100 constructed according to the disclosed principles. Specifically, the package device 100 includes an integrated circuit (IC) chip 110 that contains numerous active and inactive components to form one or more functional integrated circuits. In addition, the IC chip 110 is configured for mounting onto another substrate 120 using a flip-chip technique. As such, solder bumps (or other appropriate coupling components) 130 are formed on the bottom or mounting surface of the IC chip 110 in a BGA.
In the illustrated embodiment, the substrate 120 on which the IC chip 110 is mounted is a package substrate 120. More specifically, the package substrate 120 includes bonding pads (one of which is labeled 140) formed on an exterior mounting surface that faces the IC chip 110, and which are configured to receive the solder bumps 130 from the IC chip during the flip-chip mounting. Finally, an underfill material 150 may be employed to reinforce the bond between the IC chip 110 and the package substrate 120, as well as insulate the electrical connections provided by the solder bumps 130 in flip-chip applications.
In accordance with the disclosed principles, the package substrate 120 is specifically constructed or selected so that it comprises a coefficient of thermal expansion (CTE) in a direction perpendicular to its mounting surface (arrow Z in FIG. 1A) that is less than approximately twice a CTE along a plane parallel (defined by arrow X and arrow Y in FIG. 1A) to its mounting surface. FIG. 1A illustrates a three-dimensional diagram demonstrating directions that are parallel and perpendicular to the mounting surfaces of the IC chip 110 and package substrate 120 illustrated in FIG. 1, where the parallel plane is defined by the X and Y arrows. In exemplary embodiments implemented by the inventors, the CTE for the package substrate 120 in the perpendicular direction (arrow Z) is less than 35 ppm/° C. In the same exemplary embodiments, the CTE for the package substrate 120 along the parallel plane (arrows X and Y) is less than 15 ppm/° C.
In more specific embodiments, a package substrate 120 was selected that comprises a CTE along the parallel plane of about 11–13 ppm/° C., while its CTE in the perpendicular direction is about 16 ppm/° C. Such exemplary materials for use as the package substrate 120 may be purchased from several different manufacturers. Table 1 sets forth performance characteristics of some exemplary low CTE materials that were tested, as well as the performance characteristics of other materials available for use as package substrates.
As seen from Table 1, Product D has a measured CTE along the parallel plane of about 11–12 ppm/° C., and a CTE in the perpendicular direction of about 27 ppm/° C., along with a glass transition temperature (Tg) of about 165° C. Product E is even better for use as described herein with a measured CTE along the parallel plane of about 13 ppm/° C., and a CTE in the perpendicular direction of about 16 ppm/° C., along with a higher glass transition temperature (Tg) of about 220° C. Similarly, Product F has a measured CTE along the parallel plane of about 14–16 ppm/° C., and a CTE in the perpendicular direction of about 28 ppm/° C., along with a glass transition temperature (Tg) of about 250° C.
TABLE 1
Product/
Laminate — Product A Product B Product C Product D Product E Product F
Sales point/ High TG High TG Halogen Free Halogen Free Halogen Free Halogen Free
Low CTE Low CTE Low CTE Low CTE
Dielectric Constant Er — 4.2 4.7 4.9 4.6 4.2
at 1 GHz
Dielectric Constant Er — 4.7 4.9 — — —
at 2 GHz
Dissipation Factor at 1 — 0.018 0.014 0.014 0.0092 0.0079-
GHz
Dissipation Factor at 2 — 0.015 0.015 — — —
GHz
Elemctrical strength Volts/μm — 60 60 — — —
Peel Strength kN/m 0.97 1.0–1.2 1.0–1.2 1.0–1.2 1.0–1.2 1.0–1.2
Moisture Absorption % 0.82 0.49 0.33 — — —
(85 C./85%/1000 hrs)
Water absorption E- % 0.1 0.05 0.05 0.2 0.05 —
24/50 + D24/23
Tensile strength X/Y Mpa 520/459 290/− 290/− 230/− −/− −/−
Tensile modulus X/Y Gpa 25/23 31/− 25/− 25/− −/− −/−
Flexural strength X/Y Mpa 500/530 450/− 450/− 470/− −/− −/−
Flexural modulus X/Y Gpa 24/22 30/− 30/− 27/− 27/− 19/−
Youngs modulus X/Y Gpa 23/22 31/− 25/− 22/− −/− −/−
Poissons ratio X/Y — 0.18/0.18 0.20/− 0.20/− 0.20/− 0.22–0.27 —
Glass transition Celsius 190/180 −/165 −/165 −/176 −/220 −/250
temperature Tg (DSC/TMA)
CTE X ppm/Celsius 14 11 13 11 13 14
CTE Y 16 12 15 12 13 16
CTE Z 50 25 30 27 16 28
Thermal conductivity W/m− 0.29 0.73 0.73 0.64 0.59
Celsius
Density G/cm3 — 2.10 2.10 2.00 — —
Flame retardant — Br Br Br, Cl, Sb are Br, Cl, Sb are Br, Cl, Sb are Br, Cl, Sb are
free free free free
Of particular note from Table 1, aside from the large CTE spread of Product A (which is a commonly employed conventional (e.g., organic) package substrate), is the glass transition temperature of some of the low CTE laminate materials shown. For example, although Product B, Product C, and the Product D are all low-CTE candidates, each has a lower glass transition temperature than even the conventional material. Since many processing temperatures, such as a typical solder reflow process, exceed 220° C. (many reflow processes occur at about 260° C.), a decreased glass transition temperature is a disadvantage in several processing steps. In contrast, Product E and Product F laminate materials are not only low-CTE, but also maintain a higher glass transition temperature than conventional organic materials, which makes them more suitable for high-temperature processing steps. Moreover, in addition to beneficial glass transition temperatures and low CTEs, the Product E and Product F materials are also beneficial in that they are halogen-free, which provides for an environmentally friendly material.
As mentioned above, the failure to manage the heat generated by package devices using flip-chip-mounted IC chips may result in device failure, from both an electrical and a structural level. The heat generated from the IC chip during operation may cause the chip dimensions to change, and thus result in damage to signals generated by the chip. Also, thermal expansion brought on by high operational temperatures may cause the chip to curve, bend or crack, and these distortions in the chip may result in damage to the electrical connections between the chip and the substrate. Furthermore, the package substrate onto which the IC chip is mounted may have considerably different (i.e., mismatched) CTEs, which may result in uncontrolled bending or thermal-induced substrate surface distortions. More specifically, the mismatch in CTE between the IC chip (typically around 3 ppm/° C. both along the parallel plane and in the perpendicular direction) and the conventionally employed organic package substrates (typically about 15 ppm/° C. in the parallel plane, but about 50 ppm/° C. in the perpendicular direction) often results in catastrophic package device failure.
Such failures due to CTE mismatch typically result in the IC chip and the package substrate distorting unequally, which can result in the failure of the bond(s) between solder bumps and bonding pads on the IC chip and package substrate. In addition, current manufacturers have continued to lean towards the use of low-k devices, where the exterior (mounting) surfaces of the IC chip comprise at least one low-k layer (e.g., a layer of material having a dielectric constant (k) of about 3.3 or less). Such an optional low-k layer 160 is illustrated on the IC chip 110 in FIG. 1. In such low-k devices, the delamination at the interface of the copper (or comparable metal) layers and/or the low-k layers caused by large CTE mismatches has become a prominent source of device failure.
As a result of the prominence of delamination and other types of device structural failure caused by large CTE mismatches, the disclosed technique replaces the typical organic, plastic, or ceramic package substrate with a low-CTE package substrate. Use of a low CTE material as a package substrate (as compared to, for example, typical printed circuit board implementations) minimizes the CTE mismatch between the package substrate and the CTE of a typical silicon IC chip. By easing the CTE mismatch between these components of the package device, stress at the bonds between the BGA and the bonding pads of the chip or package substrate is relieved by increasing the coplanarity of package substrate and the chip at large temperature variations. Moreover, the disclosed approach is especially beneficial in package devices employing eutectic or lead-free solder bumps/balls, which tend to be more brittle due to less lead content. Still further, the CTE of the selected underfill is less critical due to the decrease in CTE mismatch between the IC chip and the package substrate, which therefore allows the manufacturer of the package device a broader selection of which underfill material is employed.
Table 2 sets forth exemplary measurements for ball coplanarity of package devices (die sizes of 14 mm2×14 mm2) taken using ICOS.
TABLE 2
Solder Package Underfill Max Min Average Std
Bumps Substrate Material CoPlan CoPlan CoPlan Dev
Eutectic Product E A 3.73 2.25 2.84 0.31
Eutectic Organic A 5.34 3.96 4.75 0.35
(Conventional)
Multiple tests were conducted for package devices with conventional (e.g., organic) package substrates and low CTE substrates as disclosed herein to establish an average solder ball coplanarity, a standard deviation, as shown in Table 2. In addition, testing was conducted with different underfill materials.
FIG. 2 illustrates another embodiment of the package device 200 illustrated in FIG. 1, but still incorporating the low CTE package substrate disclosed herein. This package device 200 still includes the IC chip 110 mounted via solder bumps 130 on the bonding pads 140 of a package substrate 120. As before, the package substrate 120 is selected to have a CTE in a direction perpendicular to the mounting surface of the package substrate that is less than approximately twice a CTE along a plane parallel to that mounting surface.
In this exemplary embodiment, however, the package substrate 120 is manufactured having multiple layers. More specifically, the package substrate 120 comprises a core layer 210 that is manufactured or selected to provide the low CTE as defined above. For example, the Product E and Product F laminate materials discussed in detail above may be employed as the core layer 210 in the package substrate 120. In such embodiments, the beneficial performance characteristics of materials such as these create a package substrate 120 that provides a low mismatch in CTE between the package substrate 120 and the IC chip 110. These characteristics include, but are not limited to, being halogen-free, having a high glass transition temperature, and having a low CTE. Of course, although Products E and F are described in detail herein, the disclosed techniques are not limited to the implementation of only these particular materials. Rather, any material having the disclosed desirable characteristics, whether intended for semiconductor use or not, may be employed in a package device in the manner set forth herein. Thus, no limitation to any particular single material is intended or should be implied or inferred from this disclosure.
Still referring to FIG. 2, in addition to the core layer 210, the package substrate 120 in this embodiment also now includes build-up layers 220 formed on either side of the core layer 210. Such build-up layers 220 may be added to the core layer 210 for increasing the thickness, density, or strength of the package substrate 120 and/or further assisting with correcting CTE mismatches between the package substrate 120 and the IC chip 110. In advantageous embodiments constructed according to the disclosed principles, build-up layers 220 were also selected or constructed to be low-CTE layers of the package substrate 120. For example, different build-up materials, such as Ajinomoto build-up film (ABF), are available with a large variety of performance characteristics. Likewise, the build-up layers 220 may be solder resist layers selected to help insulate areas surrounding the bonding pads 140 formed on the package substrate 120. Such solder resist layers may also have a variety of performance characteristics that guide the selection or manufacture of a particularly suitable material. Table 3 sets forth performance characteristics for several build-up materials and solder resist materials for use as a part of the package substrate 120.
As shown in Table 3, even build-up films from the same manufacturer (e.g., ABF) can have a large disparity in several performance characteristics that are critical to their use as a portion of a package substrate. Among the halogen-free choices of build-up materials set forth in Table 3 (again, for satisfying environmental concerns), Material C is the closest in CTE (47 ppm/° C. in the direction perpendicular to the mounting surface) to a low-CTE core layer selected or manufactured in accordance with the disclosed principles. Similarly, among the halogen-free choices of solder resist materials set forth in Table 3, Material RB is the closest in CTE (60 ppm/° C. in the direction perpendicular to the mounting surface) to the selected low-CTE core layer.
TABLE 3
Build-up material Solder resist material
A B C RA RB
Sales point/ Halogen Halogen Halogen free Halogen
free Low free Low Screen free Dry
CTE CTE coating film
CTE z < Tg 98 60 47 70 60
(Zaxis TMA)
CTE z.Tg 165 160 155 150 160
(Zaxis TMA)
Tg (tensile 170 153 156 100 104
TMA)
Tg (DMA) 200 180 177 — —
Young's 3 3.5 4.0 2.7 2.7
modulus
(GPa)
Tensile 70 90 93 50 80
strength
(MPa)
Elongation 6.7 7.6 5.0 3.3 6.0
(%)
Poisson's 0.41 0.27 — —
ratio
Dielectric 3.8/3.4 3.8/3.4 3.6–3.35 4.0/3.8 3.9/—
constant
(1 MHz/
1 GHz)
Loss tangent 0.027/ 0.017/ 0.016/ 0.026/ 0.027/—
(1 MHz/ 0.022 0.023 0.012 0.026
1 GHz)
Water 1.3 1.8 1.1 — —
absorption
100 deg
C. 1 h (%)
Flame V1 V0 V0 equiv V0 V0 equiv
retardancy
(UL94)
SiO2 amount 12 18 36 — —
(wt %)
Although the above description sets forth advantages relative to certain prior art implementations, these examples and their performance specifications should not be construed in any way as limitations on the invention or inventions disclosed. The scope of coverage for any patent that issues shall be defined by the claims that any such patent contains. It will be appreciated by those of ordinary skill in the art that the invention can be embodied in other specific forms without departing from the spirit or essential character thereof. The presently disclosed embodiments are therefore considered in all respects to be illustrative and not restrictive. The scope of the invention is indicated by the appended claims rather than the foregoing description, and all changes that come within the meaning and ranges of equivalents thereof are intended to be embraced therein.
Additionally, the section headings herein are provided for consistency with the suggestions under 37 C.F.R. § 1.77 or otherwise to provide organizational cues. These headings shall not limit or characterize the invention(s) set out in any claims that may issue from this disclosure. Specifically and by way of example, although the headings refer to a “Technical Field,” the claims should not be limited by the language chosen under this heading to describe the so-called technical field. Further, a description of a technology in the “Background” is not to be construed as an admission that technology is prior art to any invention(s) in this disclosure. Neither is the “Summary of the Invention” to be considered as a characterization of the invention(s) set forth in the claims found herein. Furthermore, any reference in this disclosure to “invention” in the singular should not be used to argue that there is only a single point of novelty claimed in this disclosure. Multiple inventions may be set forth according to the limitations of the multiple claims associated with this disclosure, and the claims accordingly define the invention(s), and their equivalents, that are protected thereby. In all instances, the scope of the claims shall be considered on their own merits in light of the specification, but should not be constrained by the headings set forth herein.

Claims (15)

1. A semiconductor device, comprising:
an integrated circuit chip having at least one coupling component formed on an exterior surface thereof; and
a package substrate having a mounting surface with bonding pads that are configured to receive the at least one coupling component, the package substrate having a coefficient of thermal expansion in a direction perpendicular to its mounting surface that is less than approximately twice a coefficient of thermal expansion along a plane parallel to its mounting surface.
2. A semiconductor device according to claim 1, wherein the package substrate comprises a core layer and a build-up layer.
3. A semiconductor device according to claim 1, wherein the coefficient of thermal expansion for the package substrate in the direction perpendicular to the mounting surface is less than 35 ppm/° C. and the coefficient of thermal expansion for the package substrate along the plane parallel to the mounting surface is less than 15 ppm/° C.
4. A semiconductor device according to claim 2, wherein the coefficient of thermal expansion for the core layer in the direction perpendicular to the mounting surface is about 16 ppm/° C. and the coefficient of thermal expansion for the core layer along the plane parallel to the mounting surface is about 10–13 ppm/° C.
5. A semiconductor device according to claim 4, wherein the coefficient of thermal expansion for the build-up layer in the direction perpendicular to the mounting surface is about 47 ppm/° C. and the coefficient of thermal expansion for the build-up layer along the plane parallel to the mounting surface is about 46 ppm/° C.
6. A semiconductor device according to claim 2, wherein the core layer is halogen-free.
7. A semiconductor device according to claim 1, wherein the at least one coupling component is a bump for use in a flip-chip bonding technique to couple the integrated circuit chip to the package substrate.
8. A semiconductor device according to claim 7, wherein the bump comprises a lead, lead alloy, eutectic, or substantially lead-free solder bump.
9. A semiconductor device according to claim 1, wherein the integrated circuit chip comprises at least one low-k layer with a dielectric constant (k) of about 3.3 or less.
10. A semiconductor package device, comprising:
an integrated circuit chip having at least one coupling component formed on an exterior surface thereof;
a package substrate having a mounting surface with bonding pads that are configured to receive the at least one coupling component, the package substrate having a coefficient of thermal expansion in a direction perpendicular to its mounting surface is approximately 16 ppm/° C. and a coefficient of thermal expansion along a plane parallel to its mounting surface is approximately 13 ppm/° C.
11. A semiconductor package device according to claim 10, wherein the package substrate comprises a core layer and a build-up layer, and wherein the coefficient of thermal expansion for the core layer in the direction perpendicular to the mounting surface is the approximately 16 ppm/° C. and the coefficient of thermal expansion for the core layer along the plane parallel to the mounting surface is the approximately 13 ppm/° C.
12. A semiconductor package device according to claim 11, wherein the coefficient of thermal expansion for the build-up layer in the direction perpendicular to the mounting surface is about 47 ppm/° C. and the coefficient of thermal expansion for the build-up layer along the plane parallel to the mounting surface is about 46 ppm/° C.
13. A semiconductor package device according to claim 11, wherein the core layer is halogen-free.
14. A semiconductor package device according to claim 10, wherein the at least one coupling component comprises a lead, lead alloy, eutectic, or substantially lead-free solder bump for use in a flip-chip bonding technique to couple the integrated circuit chip to the package substrate.
15. A semiconductor package device according to claim 10, wherein the integrated circuit chip comprises at least one low-k layer with a dielectric constant (k) of about 3.3 or less.
US11/160,753 2005-07-07 2005-07-07 Low CTE substrates for use with low-k flip-chip package devices Active US7170159B1 (en)

Priority Applications (5)

Application Number Priority Date Filing Date Title
US11/160,753 US7170159B1 (en) 2005-07-07 2005-07-07 Low CTE substrates for use with low-k flip-chip package devices
SG200602447A SG128546A1 (en) 2005-07-07 2006-04-12 Low cte substrates for use with low-k flip-chip package devices
TW095122356A TWI301648B (en) 2005-07-07 2006-06-21 Semiconductor device with low cte substrates
CNB2006100984788A CN100421245C (en) 2005-07-07 2006-07-07 Semiconductor device with low thermal expansion coefficient and use thereof
US11/610,752 US7491624B2 (en) 2005-07-07 2006-12-14 Method of manufacturing low CTE substrates for use with low-k flip-chip package devices

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US11/160,753 US7170159B1 (en) 2005-07-07 2005-07-07 Low CTE substrates for use with low-k flip-chip package devices

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US11/610,752 Continuation US7491624B2 (en) 2005-07-07 2006-12-14 Method of manufacturing low CTE substrates for use with low-k flip-chip package devices

Publications (2)

Publication Number Publication Date
US20070007649A1 US20070007649A1 (en) 2007-01-11
US7170159B1 true US7170159B1 (en) 2007-01-30

Family

ID=37597720

Family Applications (2)

Application Number Title Priority Date Filing Date
US11/160,753 Active US7170159B1 (en) 2005-07-07 2005-07-07 Low CTE substrates for use with low-k flip-chip package devices
US11/610,752 Active 2026-02-28 US7491624B2 (en) 2005-07-07 2006-12-14 Method of manufacturing low CTE substrates for use with low-k flip-chip package devices

Family Applications After (1)

Application Number Title Priority Date Filing Date
US11/610,752 Active 2026-02-28 US7491624B2 (en) 2005-07-07 2006-12-14 Method of manufacturing low CTE substrates for use with low-k flip-chip package devices

Country Status (4)

Country Link
US (2) US7170159B1 (en)
CN (1) CN100421245C (en)
SG (1) SG128546A1 (en)
TW (1) TWI301648B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9947634B1 (en) * 2017-06-13 2018-04-17 Northrop Grumman Systems Corporation Robust mezzanine BGA connector

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CA2637812C (en) * 2006-04-20 2015-02-24 Sumitomo Bakelite Co., Ltd. Semiconductor device
WO2007135768A1 (en) * 2006-05-19 2007-11-29 Sumitomo Bakelite Co., Ltd. Semiconductor device
TWI413220B (en) * 2006-12-05 2013-10-21 Sumitomo Bakelite Co Semiconductor package, core layer material, buildup layer material, and sealing resin composition
US7791897B2 (en) * 2008-09-09 2010-09-07 Endicott Interconnect Technologies, Inc. Multi-layer embedded capacitance and resistance substrate core
US7977160B2 (en) * 2009-08-10 2011-07-12 GlobalFoundries, Inc. Semiconductor devices having stress relief layers and methods for fabricating the same
JP2013062328A (en) * 2011-09-12 2013-04-04 Toshiba Corp Semiconductor device
US10777498B2 (en) * 2017-08-29 2020-09-15 Novatek Microelectronics Corp. Chip on film package with reinforcing sheet
CN113316842B (en) * 2019-05-23 2023-12-29 华为技术有限公司 Circuit board assembly and electronic equipment

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6552267B2 (en) 2001-08-13 2003-04-22 Taiwan Semiconductor Manufacturing Co., Ltd. Microelectronic assembly with stiffening member
US6586322B1 (en) 2001-12-21 2003-07-01 Taiwan Semiconductor Manufacturing Co., Ltd. Method of making a bump on a substrate using multiple photoresist layers
US6605524B1 (en) 2001-09-10 2003-08-12 Taiwan Semiconductor Manufacturing Company Bumping process to increase bump height and to create a more robust bump structure
US6855578B2 (en) * 2002-08-16 2005-02-15 Texas Instruments Incorporated Vibration-assisted method for underfilling flip-chip electronic devices
US6888238B1 (en) * 2003-07-09 2005-05-03 Altera Corporation Low warpage flip chip package solution-channel heat spreader
US20060079079A1 (en) * 2004-10-11 2006-04-13 Sriram Muthukumar Method of manufacturing of thin based substrate

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6448665B1 (en) * 1997-10-15 2002-09-10 Kabushiki Kaisha Toshiba Semiconductor package and manufacturing method thereof
US6191952B1 (en) * 1998-04-28 2001-02-20 International Business Machines Corporation Compliant surface layer for flip-chip electronic packages and method for forming same
US7067916B2 (en) * 2001-06-20 2006-06-27 International Business Machines Corporation Extension of fatigue life for C4 solder ball to chip connection
JP2003213019A (en) * 2002-01-24 2003-07-30 Sumitomo Bakelite Co Ltd Prepreg and printed wiring board using the same
JP2004277671A (en) * 2003-03-19 2004-10-07 Sumitomo Bakelite Co Ltd Prepreg and printed circuit board using the same
US7312101B2 (en) * 2003-04-22 2007-12-25 Micron Technology, Inc. Packaged microelectronic devices and methods for packaging microelectronic devices
JP2004359852A (en) * 2003-06-05 2004-12-24 Sumitomo Bakelite Co Ltd Resin composition, resin-coated metallic foil, and multilayer printed wiring board
US20050028361A1 (en) * 2003-08-07 2005-02-10 Indium Corporation Of America Integrated underfill process for bumped chip assembly

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6552267B2 (en) 2001-08-13 2003-04-22 Taiwan Semiconductor Manufacturing Co., Ltd. Microelectronic assembly with stiffening member
US6605524B1 (en) 2001-09-10 2003-08-12 Taiwan Semiconductor Manufacturing Company Bumping process to increase bump height and to create a more robust bump structure
US6586322B1 (en) 2001-12-21 2003-07-01 Taiwan Semiconductor Manufacturing Co., Ltd. Method of making a bump on a substrate using multiple photoresist layers
US6855578B2 (en) * 2002-08-16 2005-02-15 Texas Instruments Incorporated Vibration-assisted method for underfilling flip-chip electronic devices
US6888238B1 (en) * 2003-07-09 2005-05-03 Altera Corporation Low warpage flip chip package solution-channel heat spreader
US20060079079A1 (en) * 2004-10-11 2006-04-13 Sriram Muthukumar Method of manufacturing of thin based substrate

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9947634B1 (en) * 2017-06-13 2018-04-17 Northrop Grumman Systems Corporation Robust mezzanine BGA connector

Also Published As

Publication number Publication date
SG128546A1 (en) 2007-01-30
CN100421245C (en) 2008-09-24
TW200703523A (en) 2007-01-16
TWI301648B (en) 2008-10-01
US20070087479A1 (en) 2007-04-19
US20070007649A1 (en) 2007-01-11
US7491624B2 (en) 2009-02-17
CN1893049A (en) 2007-01-10

Similar Documents

Publication Publication Date Title
US7491624B2 (en) Method of manufacturing low CTE substrates for use with low-k flip-chip package devices
US20130008024A1 (en) Electronic Component-Embedded Printed Circuit Board and Method Of Manufacturing The Same
JP2022009939A (en) Method for manufacturing electronic component device and electronic component device
US20080237884A1 (en) Packaging substrate structure
US6747331B2 (en) Method and packaging structure for optimizing warpage of flip chip organic packages
JP4899406B2 (en) Flip chip type semiconductor device
JP2010263205A (en) Interposer substrate assembly, electronic device assembly, and method of manufacturing them
JP2005191156A (en) Wiring plate containing electric component, and its manufacturing method
JP2011044512A (en) Semiconductor component
US20120049368A1 (en) Semiconductor package
US7498198B2 (en) Structure and method for stress reduction in flip chip microelectronic packages using underfill materials with spatially varying properties
US6956165B1 (en) Underfill for maximum flip chip package reliability
TW202226471A (en) Packaging stacked substrates and an integrated circuit die using a lid and a stiffening structure
US20220285299A1 (en) Via structure for semiconductor dies
US7105920B2 (en) Substrate design to improve chip package reliability
JP2008010690A (en) Base board with stiffener, and its manufacturing method
JP5609037B2 (en) Semiconductor package built-in wiring board and manufacturing method of semiconductor package built-in wiring board
TWI724719B (en) Semiconductor assembly having dual wiring structures and warp balancer
TW201403766A (en) Substrate structure, die package and method of forming same
JPH04315458A (en) Multilayered wiring board
JP2001345418A (en) Double-sided packaging structure body and manufacturing method thereof
JP3938017B2 (en) Electronic equipment
JP2003229509A (en) Multilayer printed wiring board
CA2458438A1 (en) Electronic package with strengthened conductive pad
US20060043602A1 (en) Flip chip ball grid array package with constraint plate

Legal Events

Date Code Title Description
AS Assignment

Owner name: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.,

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LU, SZU-WEI;LEE, HSIN-HUI;LEE, CHIEN-HSIUN;AND OTHERS;REEL/FRAME:016233/0491;SIGNING DATES FROM 20050620 TO 20050628

STCF Information on status: patent grant

Free format text: PATENTED CASE

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553)

Year of fee payment: 12