US5990523A - Circuit structure which avoids latchup effect - Google Patents

Circuit structure which avoids latchup effect Download PDF

Info

Publication number
US5990523A
US5990523A US09/306,114 US30611499A US5990523A US 5990523 A US5990523 A US 5990523A US 30611499 A US30611499 A US 30611499A US 5990523 A US5990523 A US 5990523A
Authority
US
United States
Prior art keywords
connects
metal oxide
oxide semiconductor
type metal
gate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US09/306,114
Inventor
Liang-Choo Hsia
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
United Microelectronics Corp
Original Assignee
United Integrated Circuits Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by United Integrated Circuits Corp filed Critical United Integrated Circuits Corp
Priority to US09/306,114 priority Critical patent/US5990523A/en
Assigned to UNITED INTEGRATED CIRCUITS CORP. reassignment UNITED INTEGRATED CIRCUITS CORP. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: HSIA, LIANG-CHOO
Application granted granted Critical
Publication of US5990523A publication Critical patent/US5990523A/en
Assigned to UNITED MICROELECTRONICS CORP. reassignment UNITED MICROELECTRONICS CORP. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: UNITED INTEGRATED CIRCUITS CORP.
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
    • H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
    • H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
    • H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
    • H01L27/092—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate complementary MIS field-effect transistors
    • H01L27/0921—Means for preventing a bipolar, e.g. thyristor, action between the different transistor regions, e.g. Latchup prevention

Definitions

  • the present invention relates to a semiconductor circuit structure. More particularly, the present invention relates to a circuit structure which avoids a latchup effect.
  • CMOS complementary metal oxide semiconductor
  • PMOS P-type metal oxide semiconductor
  • NMOS N-type metal oxide semiconductor
  • the CMOS consumes less power and the speed of the CMOS is as fast as the NMOS, so that the CMOS is widely used to fabricate high-integration devices.
  • FIG. 1 is a schematic, cross-sectional diagram of a conventional CMOS.
  • FIG. 2 is a schematic circuit diagram of the CMOS in FIG. 1. The same component in FIGS. 1 and 2 is indicated by the same numeral.
  • an N-well 102 is in a P-type substrate 100.
  • a PMOS 104 is on the N-well 102 and an N-type contact 108 is in the N-well 102.
  • a P-type contact 110 is in the P-type substrate 100 and an NMOS 106 is on the P-type substrate 100.
  • a gate of the PMOS 104 and a gate of the NMOS 106 connect to an input terminal 112.
  • a drain region of the PMOS 104 and a drain region of the NMOS 106 connect to an output terminal 114.
  • a source region of the PMOS 104 and the N-type contact 108 connect to a voltage source 116.
  • a source region of the NMOS 106 and the P-type contact 110 connect to a ground terminal 118.
  • a voltage of the output terminal 114 is about equal to the ground terminal which is about V ss .
  • the voltage of the input terminal 112 is "Low”
  • the NMOS 106 is OFF and the PMOS 104 is ON.
  • the voltage of the output terminal 114 is about V dd which is about equal to the voltage source 116.
  • a parasitic bipolar transistor is easily formed in the CMOS.
  • a vertical, PNP-type bipolar transistor (not shown) is formed by the drain region of the PMOS 104, the N-well 102 and the P-type substrate 100.
  • Two horizontal, NPN-type bipolar transistors (not shown) are formed respectively by the source region and the drain region of the NMOS 106, the P-type substrate 100 and the N-well 102.
  • a positive feedback loop (not shown) is formed by these two bipolar transistors.
  • these two bipolar transistors connect to each other in a structure similar to a PNPN-type diode as shown in FIG. 3.
  • CMOS While operating the CMOS, if a current passes through the PNPN-type diode that is larger than a triggering current of the PNPN-type diode, the PNPN-type diode is activated. A low resistance current path (not shown) is established between the voltage 116 and the ground terminal 118 at this time, so that massive current flows in this current path. This means that current leaks from the N-well.
  • the function of the CMOS temporarily or permanently fails. This is known as a latchup effect, and occurs during CMOS operation.
  • the present invention provides a circuit structure which avoids a latchup effect while operating a complementary metal oxide semiconductor.
  • the invention provides a structure as follows.
  • An N-well is formed in a P-type substrate.
  • An N-type contact is formed in the N-well.
  • a PMOS is located on the N-well.
  • a gate of the PMOS connects to an input terminal and a source region of the PMOS connects to a voltage source.
  • a first NMOS and a second NMOS are located on the P-type substrate.
  • a gate of the first NMOS connects to the input terminal, a source region of the first NMOS connects to a ground terminal, and a drain region of the first NMOS connects to an output terminal and a drain region of the PMOS.
  • a gate of the second NMOS connects to the output terminal, a source region of the second NMOS connects to a voltage source, and a drain region of the second NMOS connects to the N-type contact.
  • an additional NMOS connects to the N-well on which is the PMOS of the CMOS.
  • FIG. 1 is a schematic, cross-sectional diagram of a conventional CMOS
  • FIG. 2 is a schematic circuit diagram of the CMOS in FIG. 1;
  • FIG. 3 is a schematic diagram of a PNPN-type diode
  • FIG. 4 is a schematic, cross-sectional diagram of a CMOS according to the invention.
  • FIG. 5 is a schematic circuit diagram of the CMOS according to the invention in FIG. 4.
  • FIG. 6 is a schematic circuit diagram of an output driver having the circuit according to the invention.
  • FIG. 4 is a schematic, cross-sectional diagram of a CMOS according to the invention.
  • FIG. 5 is a schematic circuit diagram of the CMOS according to the invention in FIG. 4. The same component in FIGS. 4 and 5 is indicated by the same numeral.
  • an N-well 202 is in a P-type substrate 200.
  • a PMOS 204 is on the N-well 202 and an N-type contact 208 is in the N-well 202.
  • a P-type contact 210 is in the P-type substrate 200 and NMOS 206 and 220 is on the P-type substrate 200.
  • a gate of the PMOS 204 and a gate of the NMOS 206 connect to an input terminal 212.
  • a drain region of the PMOS 204, a drain region of the NMOS 206 and a gate of the NMOS 220 connect to an output terminal 214.
  • a source region of the PMOS 204 and a drain region of the NMOS 220 connect to a voltage source 216.
  • a source region of the NMOS 206 and the P-type contact connect to a ground terminal 218.
  • a source region of the NMOS 220 connects to the N-type contact 208.
  • a voltage of the input terminal 212 is "High"
  • the NMOS 206 is ON and the PMOS 204 is OFF. Since the gate of the NMOS 220 connects to the drain region of the NMOS 206, and the NMOS 206 is ON, a voltage of the gate of the NMOS 220 is about V ss , which is the voltage of the ground terminal 218. Additionally, a voltage of the output terminal 214 is about V ss . However, since the voltage V ss is not large enough to turn on the NMOS 220, the NMOS 220 is OFF. Since the NMOS 220 is OFF, a current path in the N-well 202 (not shown) is closed, and the positive feedback loop (not shown) formed by parasitic bipolar transistors is also closed. As a result, a latchup effect is avoided.
  • the NMOS 206 When the voltage of the input terminal 212 is "Low", the NMOS 206 is OFF and the PMOS 204 is ON. Since the gate of the NMOS 220 connects to the drain region of the PMOS 204, the source region of the NMOS 220 connects to the voltage source 216 and the PMOS 204 is ON. A voltage of the gate of the NMOS 220 and a voltage of the drain region of the NMOS 220 are both about V dd . Additionally, the voltage of the output terminal 214 is about V dd . The voltage V dd is large enough to turn on the NMOS 220, so that the NMOS 220 is ON. Furthermore, the NMOS 220 provides a bias which is about V dd -V t for the N-well 202.
  • FIG. 6 is a schematic circuit diagram of an output driver having the circuit according to the invention.
  • the output driver includes the circuit shown in FIG. 5, a NAND gate 602, a NOR gate 604 and a converter 606.
  • the latchup effect is avoided during operating the output driver. Moreover, the performance of the output driver is not reduced.
  • an additional NMOS connects to the N-well on which is the PMOS of the CMOS.
  • the PMOS is OFF, and the voltage of the drain region of the PMOS and the voltage of the drain region of the additional NMOS are "Low", the current path in the N-well is closed during operating the CMOS. Furthermore, the positive feedback loop formed by parasitic bipolar transistors is also closed. As a result, the latchup effect is avoided.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)

Abstract

A circuit structure which avoids a latchup effect. An N-well is formed in a P-type substrate. An N-type contact is formed in the N-well. A PMOS is located on the N-well. A gate of the PMOS connects to an input terminal and a source region of the PMOS connects to a voltage source. A first NMOS and a second NMOS are located on the P-type substrate. A gate of the first NMOS connects to the input terminal, a source region of the first NMOS connects to a ground terminal, and a drain region of the first NMOS connects to an output terminal and a drain region of the PMOS. A gate of the second NMOS connects to the output terminal, a source region of the second NMOS connects to a voltage source, and a drain region of the second NMOS connects to the N-type contact.

Description

CROSS-REFERENCE TO RELATED APPLICATION
This application claims the priority benefit of Taiwan application serial no. 88106103, filed Apr. 16, 1999, the full disclosure of which is incorporated herein by reference.
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a semiconductor circuit structure. More particularly, the present invention relates to a circuit structure which avoids a latchup effect.
2. Description of the Related Art
A complementary metal oxide semiconductor (CMOS), a basic semiconductor device, comprises a P-type metal oxide semiconductor (PMOS) and an N-type metal oxide semiconductor (NMOS). The CMOS consumes less power and the speed of the CMOS is as fast as the NMOS, so that the CMOS is widely used to fabricate high-integration devices.
FIG. 1 is a schematic, cross-sectional diagram of a conventional CMOS. FIG. 2 is a schematic circuit diagram of the CMOS in FIG. 1. The same component in FIGS. 1 and 2 is indicated by the same numeral.
Referring to FIGS. 1 and 2, an N-well 102 is in a P-type substrate 100. A PMOS 104 is on the N-well 102 and an N-type contact 108 is in the N-well 102. A P-type contact 110 is in the P-type substrate 100 and an NMOS 106 is on the P-type substrate 100. A gate of the PMOS 104 and a gate of the NMOS 106 connect to an input terminal 112. A drain region of the PMOS 104 and a drain region of the NMOS 106 connect to an output terminal 114. A source region of the PMOS 104 and the N-type contact 108 connect to a voltage source 116. A source region of the NMOS 106 and the P-type contact 110 connect to a ground terminal 118.
When a voltage of the input terminal 112 is "High", the NMOS 106 is ON and the PMOS 104 is OFF. Therefore, a voltage of the output terminal 114 is about equal to the ground terminal which is about Vss. When the voltage of the input terminal 112 is "Low", the NMOS 106 is OFF and the PMOS 104 is ON. The voltage of the output terminal 114 is about Vdd which is about equal to the voltage source 116.
However, a parasitic bipolar transistor is easily formed in the CMOS. For example, in FIG. 1, a vertical, PNP-type bipolar transistor (not shown) is formed by the drain region of the PMOS 104, the N-well 102 and the P-type substrate 100. Two horizontal, NPN-type bipolar transistors (not shown) are formed respectively by the source region and the drain region of the NMOS 106, the P-type substrate 100 and the N-well 102. A positive feedback loop (not shown) is formed by these two bipolar transistors. Furthermore, these two bipolar transistors connect to each other in a structure similar to a PNPN-type diode as shown in FIG. 3.
While operating the CMOS, if a current passes through the PNPN-type diode that is larger than a triggering current of the PNPN-type diode, the PNPN-type diode is activated. A low resistance current path (not shown) is established between the voltage 116 and the ground terminal 118 at this time, so that massive current flows in this current path. This means that current leaks from the N-well. The function of the CMOS temporarily or permanently fails. This is known as a latchup effect, and occurs during CMOS operation.
SUMMARY OF THE INVENTION
Accordingly, the present invention provides a circuit structure which avoids a latchup effect while operating a complementary metal oxide semiconductor.
To achieve these and other advantages and in accordance with the purpose of the invention, as embodied and broadly described herein, the invention provides a structure as follows. An N-well is formed in a P-type substrate. An N-type contact is formed in the N-well. A PMOS is located on the N-well. A gate of the PMOS connects to an input terminal and a source region of the PMOS connects to a voltage source. A first NMOS and a second NMOS are located on the P-type substrate. A gate of the first NMOS connects to the input terminal, a source region of the first NMOS connects to a ground terminal, and a drain region of the first NMOS connects to an output terminal and a drain region of the PMOS. A gate of the second NMOS connects to the output terminal, a source region of the second NMOS connects to a voltage source, and a drain region of the second NMOS connects to the N-type contact.
In the invention, an additional NMOS connects to the N-well on which is the PMOS of the CMOS. By using the additional NMOS, the positive feedback loop formed by parasitic bipolar transistors is avoided while operating the CMOS. As a result, the latchup effect is avoided.
It is to be understood that both the foregoing general description and the following detailed description are exemplary, and are intended to provide further explanation of the invention as claimed.
BRIEF DESCRIPTION OF THE DRAWINGS
The accompanying drawings are included to provide a further understanding of the invention, and are incorporated in and constitute a part of this specification. The drawings illustrate embodiments of the invention and, together with the description, serve to explain the principles of the invention. In the drawings,
FIG. 1 is a schematic, cross-sectional diagram of a conventional CMOS;
FIG. 2 is a schematic circuit diagram of the CMOS in FIG. 1;
FIG. 3 is a schematic diagram of a PNPN-type diode;
FIG. 4 is a schematic, cross-sectional diagram of a CMOS according to the invention;
FIG. 5 is a schematic circuit diagram of the CMOS according to the invention in FIG. 4; and
FIG. 6 is a schematic circuit diagram of an output driver having the circuit according to the invention.
DESCRIPTION OF THE PREFERRED EMBODIMENTS
Reference will now be made in detail to the present preferred embodiments of the invention, examples of which are illustrated in the accompanying drawings. Wherever possible, the same reference numbers are used in the drawings and the description to refer to the same or like parts.
FIG. 4 is a schematic, cross-sectional diagram of a CMOS according to the invention. FIG. 5 is a schematic circuit diagram of the CMOS according to the invention in FIG. 4. The same component in FIGS. 4 and 5 is indicated by the same numeral.
Referring to FIGS. 4 and 5, an N-well 202 is in a P-type substrate 200. A PMOS 204 is on the N-well 202 and an N-type contact 208 is in the N-well 202. A P-type contact 210 is in the P-type substrate 200 and NMOS 206 and 220 is on the P-type substrate 200.
A gate of the PMOS 204 and a gate of the NMOS 206 connect to an input terminal 212. A drain region of the PMOS 204, a drain region of the NMOS 206 and a gate of the NMOS 220 connect to an output terminal 214. A source region of the PMOS 204 and a drain region of the NMOS 220 connect to a voltage source 216. A source region of the NMOS 206 and the P-type contact connect to a ground terminal 218. A source region of the NMOS 220 connects to the N-type contact 208.
When a voltage of the input terminal 212 is "High", the NMOS 206 is ON and the PMOS 204 is OFF. Since the gate of the NMOS 220 connects to the drain region of the NMOS 206, and the NMOS 206 is ON, a voltage of the gate of the NMOS 220 is about Vss, which is the voltage of the ground terminal 218. Additionally, a voltage of the output terminal 214 is about Vss. However, since the voltage Vss is not large enough to turn on the NMOS 220, the NMOS 220 is OFF. Since the NMOS 220 is OFF, a current path in the N-well 202 (not shown) is closed, and the positive feedback loop (not shown) formed by parasitic bipolar transistors is also closed. As a result, a latchup effect is avoided.
When the voltage of the input terminal 212 is "Low", the NMOS 206 is OFF and the PMOS 204 is ON. Since the gate of the NMOS 220 connects to the drain region of the PMOS 204, the source region of the NMOS 220 connects to the voltage source 216 and the PMOS 204 is ON. A voltage of the gate of the NMOS 220 and a voltage of the drain region of the NMOS 220 are both about Vdd. Additionally, the voltage of the output terminal 214 is about Vdd. The voltage Vdd is large enough to turn on the NMOS 220, so that the NMOS 220 is ON. Furthermore, the NMOS 220 provides a bias which is about Vdd -Vt for the N-well 202.
FIG. 6 is a schematic circuit diagram of an output driver having the circuit according to the invention.
Referring to FIG. 6, the output driver includes the circuit shown in FIG. 5, a NAND gate 602, a NOR gate 604 and a converter 606. By using the circuit described above, the latchup effect is avoided during operating the output driver. Moreover, the performance of the output driver is not reduced.
In the invention, an additional NMOS connects to the N-well on which is the PMOS of the CMOS. When the PMOS is OFF, and the voltage of the drain region of the PMOS and the voltage of the drain region of the additional NMOS are "Low", the current path in the N-well is closed during operating the CMOS. Furthermore, the positive feedback loop formed by parasitic bipolar transistors is also closed. As a result, the latchup effect is avoided.
It will be apparent to those skilled in the art that various modifications and variations can be made to the structure of the present invention without departing from the scope or spirit of the invention. In view of the foregoing, it is intended that the present invention cover modifications and variations of this invention provided they fall within the scope of the following claims and their equivalents.

Claims (8)

What is claimed is:
1. A circuit structure which avoids a latchup effect, the circuit structure comprising:
a substrate;
an N-type doped region in the substrate;
an N-type contact in the N-type doped region;
a P-type metal oxide semiconductor on the N-type doped region, wherein a gate of the P-type metal oxide semiconductor connects to an input terminal, and a source region of the P-type metal oxide semiconductor connects to a voltage source;
a first N-type metal oxide semiconductor on the substrate, wherein a gate of the first N-type metal oxide semiconductor connects to the input terminal, a source region of the first N-type metal oxide semiconductor connects to a ground terminal, and a drain region of the first N-type metal oxide semiconductor connects to a drain region of the P-type metal oxide semiconductor and an output terminal; and
a second N-type metal oxide semiconductor on the substrate, wherein a gate of the second N-type metal oxide semiconductor connects to the output terminal, a drain region of the second N-type metal oxide semiconductor connects to the voltage source, and a source region of the second N-type metal oxide semiconductor connects to the N-type contact.
2. A circuit structure which avoids a latchup effect, the circuit structure comprising:
a semiconductor substrate;
a doped region in the semiconductor substrate;
a contact whose type is the same as the doped region in the doped region;
a first MOS whose type is different from the doped region, wherein a gate of the first MOS connects to an input terminal, and a source region of the first MOS connects to a voltage source;
a second MOS whose type is the same as the doped region on the semiconductor substrate, wherein a gate of the second MOS connects to the input terminal, a source region of the second MOS connects to a ground terminal, and a drain region of the second MOS connects to a drain region of the first MOS and an output terminal; and
a third MOS whose type is the same as the doped region on the semiconductor substrate, wherein a gate of the third MOS connects to the output terminal, a drain region of the third MOS connects to the voltage source, and a source region of the third MOS connects to the contact.
3. The circuit structure of claim 2, wherein impurities doped in the doped region are N-type.
4. A circuit structure which avoids a latchup effect, the circuit structure comprising:
a substrate;
an N-type doped region in the substrate;
an N-type contact in the N-type doped region;
a P-type metal oxide semiconductor on the N-type doped region, wherein a source region of the P-type metal oxide semiconductor connects to a voltage source;
a first N-type metal oxide semiconductor on the substrate, wherein a source region of the first N-type metal oxide semiconductor connects to a ground terminal, and a drain region of the first N-type metal oxide semiconductor connects to a drain region of the P-type metal oxide semiconductor; and
second N-type metal oxide semiconductor on the substrate, wherein a gate of the second N-type metal oxide semiconductor connects to a drain region of the P-type metal oxide semiconductor, a drain region of the second N-type metal oxide semiconductor connects to the voltage source, and a source region of the second N-type metal oxide semiconductor connects to the N-type contact.
5. A circuit which avoids a latchup effect, the circuit comprising:
a P-type metal oxide semiconductor, wherein a source region of the P-type metal oxide semiconductor connects to a voltage source;
a first N-type metal oxide semiconductor, wherein a source of the first N-type metal oxide semiconductor connects to a ground terminal and a drain region of the first N-type metal oxide semiconductor connects to a drain region of the P-type metal oxide semiconductor; and
a second N-type metal oxide semiconductor, wherein a gate of the second N-type metal oxide semiconductor connects to the drain region of the P-type metal oxide semiconductor, a drain region of the second N-type metal oxide semiconductor connects to the voltage source, and a source region of the second N-type metal oxide semiconductor connects to a doped well region in a semiconductor substrate of the P-type metal oxide semiconductor.
6. The circuit of claim 5, wherein a gate of the P-type metal oxide semiconductor connects to a gate of the first N-type metal oxide semiconductor.
7. The circuit of claim 5, further comprising:
a NAND gate having a first input terminal, a second input terminal and a first output terminal, wherein the first output terminal connects to the gate of the P-type metal oxide semiconductor;
a NOR gate having a third input terminal, a fourth input terminal and a second output terminal, wherein the second output terminal connects to the gate of the N-type metal oxide semiconductor and the fourth input terminal connects to the second input terminal;
a converter having a fifth input terminal and a third output terminal, wherein the fifth input terminal connects to the first input terminal and the third output terminal connects to the third input terminal.
8. The circuit of claim 5, further comprising:
a NAND gate having two input terminals and an output terminal, wherein the output terminal of the NAND gate connects to an input terminal of the P-type metal oxide semiconductor;
a NOR gate having two input terminals and an output terminal, wherein the output terminal of the NOR gate connects to an input terminal of the N-type metal oxide semiconductor and one input terminal of the NOR gate connects to one input terminal of the NAND gate; and
a converter having an input terminal and an output terminal, wherein the input terminal of the converter connects to the other input terminal of the NAND gate and the output terminal of the converter connects to the other input terminal of the NOR gate.
US09/306,114 1999-05-06 1999-05-06 Circuit structure which avoids latchup effect Expired - Lifetime US5990523A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US09/306,114 US5990523A (en) 1999-05-06 1999-05-06 Circuit structure which avoids latchup effect

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US09/306,114 US5990523A (en) 1999-05-06 1999-05-06 Circuit structure which avoids latchup effect

Publications (1)

Publication Number Publication Date
US5990523A true US5990523A (en) 1999-11-23

Family

ID=23183881

Family Applications (1)

Application Number Title Priority Date Filing Date
US09/306,114 Expired - Lifetime US5990523A (en) 1999-05-06 1999-05-06 Circuit structure which avoids latchup effect

Country Status (1)

Country Link
US (1) US5990523A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6624660B2 (en) * 2001-12-06 2003-09-23 Micron Technology, Inc. CMOS output driver for semiconductor device and related method for improving latch-up immunity in a CMOS output driver
US20200066723A1 (en) * 2018-08-24 2020-02-27 Samsung Electro-Mechanics Co., Ltd. Layout structure of cmos transistor with improved insertion loss

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4209713A (en) * 1975-07-18 1980-06-24 Tokyo Shibaura Electric Co., Ltd. Semiconductor integrated circuit device in which difficulties caused by parasitic transistors are eliminated
US5041894A (en) * 1987-12-23 1991-08-20 Siemens Aktiengesellschaft Integrated circuit with anti latch-up circuit in complementary MOS circuit technology
US5760631A (en) * 1996-04-24 1998-06-02 Winbond Electronics Corp. Protection circuit for a CMOS integrated circuit

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4209713A (en) * 1975-07-18 1980-06-24 Tokyo Shibaura Electric Co., Ltd. Semiconductor integrated circuit device in which difficulties caused by parasitic transistors are eliminated
US5041894A (en) * 1987-12-23 1991-08-20 Siemens Aktiengesellschaft Integrated circuit with anti latch-up circuit in complementary MOS circuit technology
US5760631A (en) * 1996-04-24 1998-06-02 Winbond Electronics Corp. Protection circuit for a CMOS integrated circuit

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
Hargrove et al., "Latchup in COMS Technology," IEEE 98CH36173, p. 269, Jun. 1998.
Hargrove et al., Latchup in COMS Technology, IEEE 98CH36173, p. 269, Jun. 1998. *

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6624660B2 (en) * 2001-12-06 2003-09-23 Micron Technology, Inc. CMOS output driver for semiconductor device and related method for improving latch-up immunity in a CMOS output driver
US20200066723A1 (en) * 2018-08-24 2020-02-27 Samsung Electro-Mechanics Co., Ltd. Layout structure of cmos transistor with improved insertion loss
US10868010B2 (en) * 2018-08-24 2020-12-15 Samsung Electro-Mechanics Co., Ltd. Layout structure of CMOS transistor with improved insertion loss

Similar Documents

Publication Publication Date Title
JP2623374B2 (en) Output circuit
JPH06314773A (en) Semiconductor device
JPH05335500A (en) Cmos output circuit
JPS5869124A (en) Semiconductor integrated circuit
KR100379286B1 (en) Semiconductor device having a protective circuit
US6967381B2 (en) Semiconductor device
US5990523A (en) Circuit structure which avoids latchup effect
US6995376B2 (en) Silicon-on-insulator latch-up pulse-radiation detector
US5892263A (en) CMOS device connected to at least three power supplies for preventing latch-up
US5083179A (en) CMOS semiconductor integrated circuit device
US6344960B1 (en) Electrostatic discharge protecting circuit for semiconductor device
US6084272A (en) Electrostatic discharge protective circuit for semiconductor device
JP2006005089A (en) Semiconductor device
US5467048A (en) Semiconductor device with two series-connected complementary misfets of same conduction type
JPS63244874A (en) Input protective circuit
US5463239A (en) Integrated semiconductor circuit protected against high voltage breakdown
JP2978346B2 (en) Input circuit of semiconductor integrated circuit device
US8134404B2 (en) Semiconductor device that degrades leak current of a transistor
KR960039345A (en) Input protection circuit and manufacturing method of semiconductor integrated circuit
JP2557534B2 (en) Semiconductor integrated circuit device
JP2002232279A (en) Power source polarity inversion protecting circuit for integrated circuit
JP2979716B2 (en) CMOS integrated circuit
KR100248341B1 (en) Array method of cmos
JPH09172169A (en) Semiconductor device
JPH07183795A (en) Level shifter

Legal Events

Date Code Title Description
AS Assignment

Owner name: UNITED INTEGRATED CIRCUITS CORP., TAIWAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HSIA, LIANG-CHOO;REEL/FRAME:009947/0523

Effective date: 19990422

STCF Information on status: patent grant

Free format text: PATENTED CASE

AS Assignment

Owner name: UNITED MICROELECTRONICS CORP., TAIWAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:UNITED INTEGRATED CIRCUITS CORP.;REEL/FRAME:010579/0500

Effective date: 19991230

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 4

REMI Maintenance fee reminder mailed
FPAY Fee payment

Year of fee payment: 8

FPAY Fee payment

Year of fee payment: 12