US5446299A - Semiconductor random access memory cell on silicon-on-insulator with dual control gates - Google Patents
Semiconductor random access memory cell on silicon-on-insulator with dual control gates Download PDFInfo
- Publication number
- US5446299A US5446299A US08/235,768 US23576894A US5446299A US 5446299 A US5446299 A US 5446299A US 23576894 A US23576894 A US 23576894A US 5446299 A US5446299 A US 5446299A
- Authority
- US
- United States
- Prior art keywords
- layer
- control gate
- memory cell
- gate
- channel
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 239000004065 semiconductor Substances 0.000 title claims description 22
- 230000009977 dual effect Effects 0.000 title claims description 10
- 239000012212 insulator Substances 0.000 title description 9
- 230000015654 memory Effects 0.000 claims abstract description 16
- 239000000463 material Substances 0.000 claims description 11
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 9
- 229920005591 polysilicon Polymers 0.000 claims description 8
- 239000012777 electrically insulating material Substances 0.000 claims 2
- 239000011810 insulating material Substances 0.000 claims 2
- 230000005641 tunneling Effects 0.000 abstract description 12
- 239000000758 substrate Substances 0.000 abstract description 8
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 17
- 229910052710 silicon Inorganic materials 0.000 description 17
- 239000010703 silicon Substances 0.000 description 17
- 238000000034 method Methods 0.000 description 13
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 12
- 230000008569 process Effects 0.000 description 8
- 150000004767 nitrides Chemical class 0.000 description 7
- 230000005689 Fowler Nordheim tunneling Effects 0.000 description 6
- 239000000377 silicon dioxide Substances 0.000 description 6
- 229910052681 coesite Inorganic materials 0.000 description 5
- 229910052906 cristobalite Inorganic materials 0.000 description 5
- 239000013078 crystal Substances 0.000 description 5
- 229910052682 stishovite Inorganic materials 0.000 description 5
- 229910052905 tridymite Inorganic materials 0.000 description 5
- 238000004519 manufacturing process Methods 0.000 description 4
- 238000002347 injection Methods 0.000 description 3
- 239000007924 injection Substances 0.000 description 3
- 229910007277 Si3 N4 Inorganic materials 0.000 description 2
- 239000003990 capacitor Substances 0.000 description 2
- 239000002019 doping agent Substances 0.000 description 2
- 230000005684 electric field Effects 0.000 description 2
- 230000006870 function Effects 0.000 description 2
- 230000014759 maintenance of location Effects 0.000 description 2
- 230000007246 mechanism Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 229920002120 photoresistant polymer Polymers 0.000 description 2
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 1
- 230000004888 barrier function Effects 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 239000007943 implant Substances 0.000 description 1
- 238000009413 insulation Methods 0.000 description 1
- 238000002955 isolation Methods 0.000 description 1
- 230000006911 nucleation Effects 0.000 description 1
- 238000010899 nucleation Methods 0.000 description 1
- 229910052760 oxygen Inorganic materials 0.000 description 1
- 239000001301 oxygen Substances 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 238000002360 preparation method Methods 0.000 description 1
- 235000012239 silicon dioxide Nutrition 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
- 238000003860 storage Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/84—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being other than a semiconductor body, e.g. being an insulating body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1203—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body the substrate comprising an insulating body on a semiconductor body, e.g. SOI
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/788—Field effect transistors with field effect produced by an insulated gate with floating gate
- H01L29/7881—Programmable transistors with only two possible levels of programmation
- H01L29/7883—Programmable transistors with only two possible levels of programmation charging by tunnelling of carriers, e.g. Fowler-Nordheim tunnelling
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/30—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B69/00—Erasable-and-programmable ROM [EPROM] devices not provided for in groups H10B41/00 - H10B63/00, e.g. ultraviolet erasable-and-programmable ROM [UVEPROM] devices
Definitions
- the present invention relates generally to semiconductor random access memory cell structure and fabrication methods therefor, and more particularly to a non-volatile random access memory cell having dual control gates and fabricated on a silicon-on-insulator structure.
- EPROM erasable programmable random access memory cells
- EEPROM electrically erasable programmable memory cells
- U.S. Pat. No. 5,055,898 issued Oct. 8, 1991 to Beilstein, Jr. et al. entitled DRAM MEMORY CELL HAVING A HORIZONTAL SOI TRANSFER DEVICE DISPOSED OVER A BURIED STORAGE NODE AND FABRICATION METHODS THEREFOR discloses semiconductor memory cell, and methods of fabricating same, that includes a substrate and a plurality of trench capacitors formed at least partially within the substrate and dielectrically isolated therefrom.
- a silicon-on-insulator (SOI) region includes a silicon layer that overlies an insulator. The silicon layer is differentiated into a plurality of active device regions, each of which is disposed above one of the electrically conductive regions.
- Each of the active device regions is coupled to an overlying first electrode, or wordline, for forming a gate node of an access transistor to a second electrode, or bitline, for forming a source node of the access transistor, and to the underlying trench capacitor for forming a drain node of the access transistor.
- the wordline includes a pair of opposed, electrically insulating vertical sidewalls, and the source node and the drain node of each of the access transistors are each comprised of an electrical conductor disposed upon one of the vertical sidewalls.
- the array of memory cells further includes structure for coupling the active device regions to the substrate to reduce or eliminate a floating substrate effect.
- U.S. Pat. No. 4,999,313 issued Mar. 12, 1991 to Arikawa et al. entitled PREPARATION OF A SEMICONDUCTOR ARTICLE USING AN AMORPHOUS SEED TO GROW SINGLE CRYSTAL SEMICONDUCTOR MATERIAL discloses a semiconductor article together with a process for producing the same which article has a plurality of semiconductor single crystal regions comprising a semiconductor single crystal region of one electroconductive type and a semiconductor single crystal region of the opposite electroconductive type on the same insulator substrate.
- At least the semiconductor single crystal region of one electroconductive type being provided by forming a different material which is sufficiently greater in nucleation density than the material of the insulator substrate and sufficiently fine to the extent that only one single nucleus of the semiconductor material can grow and then permitting the semiconductor material to grow around the single nucleus formed as the center.
- U.S. Pat. No. 4,334,347 issued Jun. 15, 1982 to Goldsmith et al. and entitled METHOD OF FORMING AN IMPROVED GATE MEMBER FOR A GATE INJECTED FLOATING GATE MEMORY DEVICE discloses an improved gate injected, floating gate memory device having improved charge retention and endurance characteristics in which the barrier height for the injection of charge (electrons or holes) into the floating gate is reduced. This is accomplished by utilizing a layer of semi-insulating polycrystalline silicon between the control electrode and the insulating layer of the floating gate.
- An object of the present invention is to provide an improved non-volatile random access semiconductor memory cell having dual control gates.
- Another object of the present invention is to provide a dual gate non-volatile random access semiconductor memory cell fabricated on a silicon-on-insulator structure.
- a further object of the present invention is to provide a non-volatile random access memory cell employing Fowler-Nordheim tunneling for program and erase or can employ channel hot carrier programming as well.
- Still another object of the present invention is to provide a random access memory cell with Fowler-Nordheim tunneling including first and second control gates to permit lower voltage tunneling operation without disturbing adjacent cells.
- FIG. 1 is a cross-sectional elevation view of a dual control gate non-volatile random access semiconductor memory cell on silicon-on-insulator structure.
- FIG. 2 is a plan view of the memory cell illustrated in FIG. 1.
- FIGS. 3 through 12 are cross-sectional elevation and plan views of the memory cell of FIGS. 1 and 2 at various stages in the fabrication process thereof.
- NVRAM non-volatile random accessmemory
- SOI silicon-on-insulator
- Using the Fowler-Nordheim tunneling instead of channel hot carrier injection as programming mechanism for NVRAM cells can reduce power consumption and enhance the performance.
- programming one cell will usually disturb adjacent cells because of the high voltage required on the wordline (control gate) which extends continuously to the other cells. As a result, either all the cells under the selected word lines are programmed or the cells sharing the source/drain with the selected cell are also programmed. This drawback is known as "disturb".
- NVRAM non-volatile memory
- Fowler-Nordheim tunneling as erase mechanism will introduce the same disturb problem.
- block erase is acceptable in the present NVRAM application. It is desirable for a NVRAM to have a selectively erase capability in the application of a solid state disk.
- the aforesaid disturb problem during program and erase using FN tunneling is overcome bythe present invention of a stacked gate NVRAM cell built on SOI (layers 10,12) structure having a second control gate (14) buried underneath the conducting channel of the cell.
- Changing the voltage on the second control gate 14 will modulate the potential of the floating channel, which allows a specific cell to be selected and the programmed or erased by FN tunneling through the floatinggate 40 and channel without disturbing adjacent cells. While reading the information stored in floating gate 40, the second control gate 14 can also be used to prevent disturb.
- a P type silicon layer could be used instead of oxide layer 12.
- the second control gate 14 is in parallel with the bit line (source/drain 34-1/34-2) and perpendicular with the word line 44 (the first control gate).
- the floating gate and the cell is located at the intersection (cross point) of the first and second control gates 14 and 44. Therefore, by varying the voltage on the first and second control gates 14 and 44 only, the cell can be programmed or erased through FN tunneling.
- FIG. 1 a cross-sectional view of a non-volatile random access memory array is illustrated taken through the section AA' of the plan view illustration of the array shown in FIG. 2.
- the structure of FIG. 1 includes a layer of silicon 10 which is a substrate.
- a layer of oxide insulation 12 which may be 2,000 Angstroms thick, buried control gates 14 which may be 1,000 Angstroms thick, are located beneath thin oxide layer 26 and under the conducting channels 34, which may be 0.5 microns thick.
- Channels 34 are disposed between the source and drain regions 34-1 and 34-2.
- a layer of gate oxide 38 is disposed over the source, drain and channels.
- Floating gates 40 are located on the gate oxide 38 and are covered with a layer of oxide/nitride/oxide (ONO) 42 having, for example, thicknesses of 5 nm for SiO 2 , 5 nm for Si 3 N 4 and 5 nm for SiO 2 .
- a layer of doped polysilicon 44 for example 1,000 to 2,000 Angstroms thick, provides the word line control gates. Word line 44 will be referred to as the first control gate and buried gates 14 will be referred to as the second control gate.
- FIG. 2 a plan view of the structure of FIG. 1 is illustrated showing the control gates 14 and 34 and the bit lines 26 of FIG. 1.
- FIGS. 3 through 10 cross-section views of the NVRAM are illustrated at different stages in the fabrication process therefore.
- a layer of silicon 10 is provided with a layer of silicon dioxide 12 disposed thereon.
- a second layer of silicon 14 is grown on the oxide layers 12.
- a hole 16 is opened in the oxide layers 12 and withproper temperature and pressure conditions, a layer of silicon 14 is grown (for example epitaxially) through hole 16 onto oxide layer 14 using silicon layer 10 as the seed.
- the hole 16 is opened away from the area where the device will be fabricated. If, as previously stated, P type silicon is used instead of oxide layer 12, the SLO process is unnecessary.
- the structure of FIG. 3 may be replaced by a silicon-on-oxide structure consisting of an oxide layer (i.e. 12) and a silicon layer (i.e. 14) and N+ dopants are high energy implanted where required.
- a silicon-on-oxide structure consisting of an oxide layer (i.e. 12) and a silicon layer (i.e. 14) and N+ dopants are high energy implanted where required.
- Still another alternative is to use the SIMOX process wherein oxygen is implanted to form buried oxide, and then annealed at 1300° C. for 20 hours.
- the upper nitride layer 20 is patterned with photoresist 22 that serves as an etch mask to etch holes through the nitride 20 and oxide 18 down to the silicon layers 14 as shown in FIG. 5.
- the photoresist is removed and the etched holes are filled with oxide 24 and the structure is polished using standard chemical-mechanical polishings to eliminate the nitride layers 20 and oxide layer 18, leaving a structure as shown in FIG. 6.
- a local layer of nitride 28 and thick oxide 30 is formed on oxide layers 26 as shown in FIG. 7 to act as an polish stop.
- a hole 32 is opened in oxide layer 26 and the SLO process is repeated to form a layer of silicon 34 over oxide layer 26 withsilicon 14 as the seed.
- the silicon layer 34 ispolished down to the level of the oxide 30.
- the next step is ion implant P type dopant (5 ⁇ 10 16 ) as channel doping as shown in FIG. 8.
- a layer of undoped polysilicon 40 is deposited over the structure of FIG. 9.
- the polysilicon layer 40 is patterned using lithographic techniques to form the channel regions 40.
- the polysilicon is first patterned in x-direction (FIG. 11) then ion implanted (N+10 20 ) for source, drain and floating gate at the same time.
- the polysilicon is then patterned in y-direction to form the floating gate (square) (FIG. 12).
- ion implanted P-type 5 ⁇ 10 19
- a layer of ONO 42 is disposed over the polysilicon 40 and a layer of doped polysilicon 44 is deposited over the ONO layer 42, for example 5 nm of SiO 2 , 10 nm of Si 3 N 4 and 5 nm of SiO 2 , to provide thewordline (control gate) 44 for the NVRAM.
- a second control gate 14 is provided. This permits the use of the desirable FN tunneling for program and erase without using high voltages. Because FN tunneling requires strong electric fields to accelerate the electrons across the oxide between the silicon regions in the past high voltages were used to providethe strong electric fields. These high voltages resulted in all the cells along the wordline becoming programmed and erased together because the wordline is continuous and conducts the high voltage. This condition is known as "disturb". In the embodiment of the present invention shown in FIG. 1, if a large voltage is required across the actual channel regions, voltage can be applied to both the first control gate (wordline) 44 and the second control gate 14.
- a voltage difference of 15 volts were needed for FN tunneling, in the past the wordline would be placed at 15 volts and a disturb condition would occur.
- a voltage of -10 volts is applied to second control gate 14 and a voltage of +5 volts is applied to wordline control gates 44 to provide the voltage difference of 15 volts without causing a disturb condition.
- a stacked gate NVRAM cell fabricated on SOI structure having a second control gate buried underneath the conducting channel of the cell. Applying and changing the voltage on the second control gate modulates the potential of the channel which permits a specific cell to be selected and then programmed or erased by FN tunnelingthrough a floating gate and the channel without disturbing adjacent cells. While reading the information stored in the floating gate the second control gate can also be used to prevent disturb.
- the second control gate is in parallel with the bit lines (source and chain) and perpendicular to the word line which is the first control gate.
- the floating gate and the cell are located at the intersection where the first and second control gates cross.
- the invention is not limited to FN tunneling applications and may also be employed with hot channel carrier injection.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Ceramic Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Non-Volatile Memory (AREA)
- Semiconductor Memories (AREA)
- Thin Film Transistor (AREA)
Abstract
A stacked gate memory cell for a memory cell array is disclosed that is constructed on a SOI substrate and contains a second control gate buried underneath the conducting channel of the cell in addition to a first wordline control gate that is disposed over a floating gate changing the voltage on the second control gate will modulate the potential of the floating channel, which allows a specific cell of the array to be selected and the programmed or erased by FN tunneling through the floating gate and channel without disturbing adjacent cells. While reading the information stored in the floating gate, the second control gate can also be used to prevent disturb. The second control gate is in parallel with the bit line and perpendicular with the first word line control gate. The floating gate and the cell is located at the cross point of the first and second control gates. Therefore, by varying the voltage on the first and second control gates only, the cell can be programmed or erased through FN tunneling.
Description
The present invention relates generally to semiconductor random access memory cell structure and fabrication methods therefor, and more particularly to a non-volatile random access memory cell having dual control gates and fabricated on a silicon-on-insulator structure.
Semiconductor memory cells have been fabricated with Fowler-Nordheim tunneling for program and erase functions, and which are used as erasable programmable random access memory cells (EPROM), electrically erasable programmable memory cells (EEPROM) and flash memories.
U.S. Pat. No. 5,055,898 issued Oct. 8, 1991 to Beilstein, Jr. et al. entitled DRAM MEMORY CELL HAVING A HORIZONTAL SOI TRANSFER DEVICE DISPOSED OVER A BURIED STORAGE NODE AND FABRICATION METHODS THEREFOR discloses semiconductor memory cell, and methods of fabricating same, that includes a substrate and a plurality of trench capacitors formed at least partially within the substrate and dielectrically isolated therefrom. A silicon-on-insulator (SOI) region includes a silicon layer that overlies an insulator. The silicon layer is differentiated into a plurality of active device regions, each of which is disposed above one of the electrically conductive regions. Each of the active device regions is coupled to an overlying first electrode, or wordline, for forming a gate node of an access transistor to a second electrode, or bitline, for forming a source node of the access transistor, and to the underlying trench capacitor for forming a drain node of the access transistor. The wordline includes a pair of opposed, electrically insulating vertical sidewalls, and the source node and the drain node of each of the access transistors are each comprised of an electrical conductor disposed upon one of the vertical sidewalls. The array of memory cells further includes structure for coupling the active device regions to the substrate to reduce or eliminate a floating substrate effect.
U.S. Pat. No. 4,999,313 issued Mar. 12, 1991 to Arikawa et al. entitled PREPARATION OF A SEMICONDUCTOR ARTICLE USING AN AMORPHOUS SEED TO GROW SINGLE CRYSTAL SEMICONDUCTOR MATERIAL discloses a semiconductor article together with a process for producing the same which article has a plurality of semiconductor single crystal regions comprising a semiconductor single crystal region of one electroconductive type and a semiconductor single crystal region of the opposite electroconductive type on the same insulator substrate. At least the semiconductor single crystal region of one electroconductive type being provided by forming a different material which is sufficiently greater in nucleation density than the material of the insulator substrate and sufficiently fine to the extent that only one single nucleus of the semiconductor material can grow and then permitting the semiconductor material to grow around the single nucleus formed as the center.
U.S. Pat. No. 4,334,347 issued Jun. 15, 1982 to Goldsmith et al. and entitled METHOD OF FORMING AN IMPROVED GATE MEMBER FOR A GATE INJECTED FLOATING GATE MEMORY DEVICE discloses an improved gate injected, floating gate memory device having improved charge retention and endurance characteristics in which the barrier height for the injection of charge (electrons or holes) into the floating gate is reduced. This is accomplished by utilizing a layer of semi-insulating polycrystalline silicon between the control electrode and the insulating layer of the floating gate.
In a publication by Acovic et al. in the IBM Technical Disclosure Bulletin Vol. 34, No. 6 November 1991 pages 238-241 entitled VACUUM-SEALED SILICON-RICH-OXIDE EEPROM CELL an EEPROM cell is described using electron transport in a vacuum between silicon-rich-oxide injectors on the control and the floating gates. Since vacuum is used instead of SiO2, the endurance and retention of the cell is very high, making it a candidate for a true non-volatile RAM cell. Use of SRO injectors and of vacuum allows the lowering of the programming voltages.
An object of the present invention is to provide an improved non-volatile random access semiconductor memory cell having dual control gates.
Another object of the present invention is to provide a dual gate non-volatile random access semiconductor memory cell fabricated on a silicon-on-insulator structure.
A further object of the present invention is to provide a non-volatile random access memory cell employing Fowler-Nordheim tunneling for program and erase or can employ channel hot carrier programming as well.
Still another object of the present invention is to provide a random access memory cell with Fowler-Nordheim tunneling including first and second control gates to permit lower voltage tunneling operation without disturbing adjacent cells.
FIG. 1 is a cross-sectional elevation view of a dual control gate non-volatile random access semiconductor memory cell on silicon-on-insulator structure.
FIG. 2 is a plan view of the memory cell illustrated in FIG. 1.
FIGS. 3 through 12 are cross-sectional elevation and plan views of the memory cell of FIGS. 1 and 2 at various stages in the fabrication process thereof.
Referring to FIG. 1, a cross-sectional view of a non-volatile random accessmemory (NVRAM) cell is illustrated having dual control gates fabricated on a silicon-on-insulator (SOI) structure to enhance the erase function and avoid disturbance during program and erase modes, particularly when using Fowler-Nordheim tunneling.
Using the Fowler-Nordheim tunneling instead of channel hot carrier injection as programming mechanism for NVRAM cells can reduce power consumption and enhance the performance. However, in an array of stacked-gate NVRAM, using FN tunneling, programming one cell will usually disturb adjacent cells because of the high voltage required on the wordline (control gate) which extends continuously to the other cells. As a result, either all the cells under the selected word lines are programmed or the cells sharing the source/drain with the selected cell are also programmed. This drawback is known as "disturb".
Using Fowler-Nordheim tunneling as erase mechanism will introduce the same disturb problem. Although block erase is acceptable in the present NVRAM application. It is desirable for a NVRAM to have a selectively erase capability in the application of a solid state disk.
In the embodiment of the present invention shown in FIG. 1, the aforesaid disturb problem during program and erase using FN tunneling is overcome bythe present invention of a stacked gate NVRAM cell built on SOI (layers 10,12) structure having a second control gate (14) buried underneath the conducting channel of the cell.
Changing the voltage on the second control gate 14 will modulate the potential of the floating channel, which allows a specific cell to be selected and the programmed or erased by FN tunneling through the floatinggate 40 and channel without disturbing adjacent cells. While reading the information stored in floating gate 40, the second control gate 14 can also be used to prevent disturb.
Alternatively, a P type silicon layer could be used instead of oxide layer 12.
The second control gate 14 is in parallel with the bit line (source/drain 34-1/34-2) and perpendicular with the word line 44 (the first control gate). The floating gate and the cell is located at the intersection (cross point) of the first and second control gates 14 and 44. Therefore, by varying the voltage on the first and second control gates 14 and 44 only, the cell can be programmed or erased through FN tunneling.
More particularly, referring again to FIG. 1, a cross-sectional view of a non-volatile random access memory array is illustrated taken through the section AA' of the plan view illustration of the array shown in FIG. 2. The structure of FIG. 1 includes a layer of silicon 10 which is a substrate. A layer of oxide insulation 12 which may be 2,000 Angstroms thick, buried control gates 14 which may be 1,000 Angstroms thick, are located beneath thin oxide layer 26 and under the conducting channels 34, which may be 0.5 microns thick. Channels 34 are disposed between the source and drain regions 34-1 and 34-2.
A layer of gate oxide 38, for example 7 nm thick, is disposed over the source, drain and channels. Floating gates 40 are located on the gate oxide 38 and are covered with a layer of oxide/nitride/oxide (ONO) 42 having, for example, thicknesses of 5 nm for SiO2, 5 nm for Si3 N4 and 5 nm for SiO2. A layer of doped polysilicon 44, for example 1,000 to 2,000 Angstroms thick, provides the word line control gates. Word line 44 will be referred to as the first control gate and buried gates 14 will be referred to as the second control gate.
Referring to FIG. 2, a plan view of the structure of FIG. 1 is illustrated showing the control gates 14 and 34 and the bit lines 26 of FIG. 1.
Referring to FIGS. 3 through 10 cross-section views of the NVRAM are illustrated at different stages in the fabrication process therefore. In FIG. 3 a layer of silicon 10 is provided with a layer of silicon dioxide 12 disposed thereon. Using a process known in the art as silicon lateral overgrow (SLO) a second layer of silicon 14 is grown on the oxide layers 12. In the SLO process a hole 16 is opened in the oxide layers 12 and withproper temperature and pressure conditions, a layer of silicon 14 is grown (for example epitaxially) through hole 16 onto oxide layer 14 using silicon layer 10 as the seed. The hole 16 is opened away from the area where the device will be fabricated. If, as previously stated, P type silicon is used instead of oxide layer 12, the SLO process is unnecessary.
Alternatively, the structure of FIG. 3 may be replaced by a silicon-on-oxide structure consisting of an oxide layer (i.e. 12) and a silicon layer (i.e. 14) and N+ dopants are high energy implanted where required.
Still another alternative is to use the SIMOX process wherein oxygen is implanted to form buried oxide, and then annealed at 1300° C. for 20 hours.
Using the structure of FIG. 3, a layer of oxide 18 and a layer of nitride 20, for example 20 nm thick, are disposed on silicon layers 14 as shown inFIG. 4. The upper nitride layer 20 is patterned with photoresist 22 that serves as an etch mask to etch holes through the nitride 20 and oxide 18 down to the silicon layers 14 as shown in FIG. 5.
The photoresist is removed and the etched holes are filled with oxide 24 and the structure is polished using standard chemical-mechanical polishings to eliminate the nitride layers 20 and oxide layer 18, leaving a structure as shown in FIG. 6.
A layer of thin oxide 26, for example 10 nm thick, is deposited or grown over the structure as illustrated in FIG. 7. A local layer of nitride 28 and thick oxide 30 is formed on oxide layers 26 as shown in FIG. 7 to act as an polish stop. A hole 32 is opened in oxide layer 26 and the SLO process is repeated to form a layer of silicon 34 over oxide layer 26 withsilicon 14 as the seed.
Using the nitride 28 and oxide 30 as a polish stop, the silicon layer 34 ispolished down to the level of the oxide 30. The next step is ion implant P type dopant (5×1016) as channel doping as shown in FIG. 8.
A layer of gate oxide 38, for example 7 nm thick; is then disposed over thestructure as shown in FIG. 9. Referring to FIG. 1, next a layer of undoped polysilicon 40 is deposited over the structure of FIG. 9. The polysilicon layer 40 is patterned using lithographic techniques to form the channel regions 40. The polysilicon is first patterned in x-direction (FIG. 11) then ion implanted (N+1020) for source, drain and floating gate at the same time. The polysilicon is then patterned in y-direction to form the floating gate (square) (FIG. 12). Then ion implanted (P-type 5×1019) to form isolations between the source and drain.
A layer of ONO 42 is disposed over the polysilicon 40 and a layer of doped polysilicon 44 is deposited over the ONO layer 42, for example 5 nm of SiO2, 10 nm of Si3 N4 and 5 nm of SiO2, to provide thewordline (control gate) 44 for the NVRAM.
Referring again to FIG. 1, it is seen that a second control gate 14 is provided. This permits the use of the desirable FN tunneling for program and erase without using high voltages. Because FN tunneling requires strong electric fields to accelerate the electrons across the oxide between the silicon regions in the past high voltages were used to providethe strong electric fields. These high voltages resulted in all the cells along the wordline becoming programmed and erased together because the wordline is continuous and conducts the high voltage. This condition is known as "disturb". In the embodiment of the present invention shown in FIG. 1, if a large voltage is required across the actual channel regions, voltage can be applied to both the first control gate (wordline) 44 and the second control gate 14. For example, if a voltage difference of 15 volts were needed for FN tunneling, in the past the wordline would be placed at 15 volts and a disturb condition would occur. Using the present invention a voltage of -10 volts is applied to second control gate 14 and a voltage of +5 volts is applied to wordline control gates 44 to provide the voltage difference of 15 volts without causing a disturb condition.
What has been described is a stacked gate NVRAM cell fabricated on SOI structure having a second control gate buried underneath the conducting channel of the cell. Applying and changing the voltage on the second control gate modulates the potential of the channel which permits a specific cell to be selected and then programmed or erased by FN tunnelingthrough a floating gate and the channel without disturbing adjacent cells. While reading the information stored in the floating gate the second control gate can also be used to prevent disturb.
The second control gate is in parallel with the bit lines (source and chain) and perpendicular to the word line which is the first control gate.The floating gate and the cell are located at the intersection where the first and second control gates cross. Thus, by varying the voltage on the first and second control gates only, the cell can be programmed or erased through FN tunneling. However, the invention is not limited to FN tunneling applications and may also be employed with hot channel carrier injection.
It should be understood that the foregoing description is only illustrativeof the invention. Various alternatives and modifications can be devised by those skilled in the art without departing from the invention. Accordingly, the present invention is intended to embrace all such alternatives, modifications and variances which fall within the scope of the appended claims.
Claims (3)
1. A dual control-gate, random access memory cell for a memory array comprising:
a first layer of electrically insulating material;
a layer of semiconductor material overlying said first layer, said layer of semiconductor material containing adjacent source, channel and drain regions of an active device;
a floating gate element overlying said channel region of said layer of semiconductor material;
a first control gate element overlying said floating gate element and disposed parallel to said source and drain regions;
a discrete region of semiconductor material disposed in said first layer of electrically insulating material and underlying said channel region to provide a second control gate element disposed perpendicular to said first control gate element wherein said first control gate element, said floating gate element, said source, said channel and said drain regions and said second control gate element cooperate in combination to form a stacked, dual control gate memory cell for a random access memory array structure wherein said perpendicularly disposed first and second control gate elements are responsive to voltage for selectively reading, writing and erasing said memory cell.
2. A dual control-gate memory cell according to claim 1 wherein said layer of semiconductor material overlying said first layer is differentiated into discrete regions of alternate conductivity to provide said source, channel and drain regions, and wherein said memory cell structure further includes a layer of insulating material disposed between said layer of semiconductor material and said overlying floating gate element and a layer of insulating material disposed between said floating gate element and said overlying first control gate element.
3. A dual control gate memory cell according to claim 2 wherein said first control gate is a polysilicon wordline disposed in said memory array perpendicular to said second control gate of each memory cell.
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/235,768 US5446299A (en) | 1994-04-29 | 1994-04-29 | Semiconductor random access memory cell on silicon-on-insulator with dual control gates |
TW084100180A TW280025B (en) | 1994-04-29 | 1995-01-10 | |
JP07075618A JP3096401B2 (en) | 1994-04-29 | 1995-03-31 | Semiconductor random access memory cell on SOI having dual control gate and method of manufacturing the same |
DE19512431A DE19512431C2 (en) | 1994-04-29 | 1995-04-03 | Semiconductor memory cell with random access to silicon-on-insulator with double control gates and their manufacturing process |
KR1019950010080A KR0174633B1 (en) | 1994-04-29 | 1995-04-27 | Semiconductor random access memory cell on silicon-on-insulator with dual control gates |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/235,768 US5446299A (en) | 1994-04-29 | 1994-04-29 | Semiconductor random access memory cell on silicon-on-insulator with dual control gates |
Publications (1)
Publication Number | Publication Date |
---|---|
US5446299A true US5446299A (en) | 1995-08-29 |
Family
ID=22886832
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/235,768 Expired - Fee Related US5446299A (en) | 1994-04-29 | 1994-04-29 | Semiconductor random access memory cell on silicon-on-insulator with dual control gates |
Country Status (5)
Country | Link |
---|---|
US (1) | US5446299A (en) |
JP (1) | JP3096401B2 (en) |
KR (1) | KR0174633B1 (en) |
DE (1) | DE19512431C2 (en) |
TW (1) | TW280025B (en) |
Cited By (97)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2758418A1 (en) * | 1997-01-16 | 1998-07-17 | United Microelectronics Corp | SEMICONDUCTOR READ ONLY MEMORY DEVICE AND MANUFACTURING METHOD THEREOF |
FR2758653A1 (en) * | 1997-01-17 | 1998-07-24 | United Microelectronics Corp | SEMICONDUCTOR DEAD MEMORY AND MANUFACTURING METHOD |
WO1999005724A1 (en) * | 1997-07-25 | 1999-02-04 | Regents Of The University Of Minnesota | Single-electron floating-gate mos memory |
US5929479A (en) * | 1996-10-21 | 1999-07-27 | Nec Corporation | Floating gate type non-volatile semiconductor memory for storing multi-value information |
US5950088A (en) * | 1995-10-05 | 1999-09-07 | Lg Semicon Co., Ltd. | Semiconductor memory device and method of manufacturing the same |
US5955765A (en) * | 1996-03-15 | 1999-09-21 | Semiconductor Energy Laboratory Co., Ltd. | Thin-film dual gate, common channel semiconductor device having a single first gate and a multi-gate second gate structure |
GB2337851A (en) * | 1998-05-27 | 1999-12-01 | Samsung Electronics Co Ltd | A semiconductor memory device having a silicon on insulator substrate |
WO2000011709A1 (en) * | 1998-08-22 | 2000-03-02 | Koninklijke Philips Electronics N.V. | Thin film transistors and their manufacture |
US6064589A (en) * | 1998-02-02 | 2000-05-16 | Walker; Darryl G. | Double gate DRAM memory cell |
US6069380A (en) * | 1997-07-25 | 2000-05-30 | Regents Of The University Of Minnesota | Single-electron floating-gate MOS memory |
US6168979B1 (en) | 1998-08-27 | 2001-01-02 | Hyundai Electronics Industries Co., Ltd. | Method for fabricating semiconductor device |
US6218703B1 (en) * | 1995-07-23 | 2001-04-17 | Ricoh Company, Ltd. | Semiconductor device with control electrodes formed from semiconductor material |
DE19949805A1 (en) * | 1999-01-07 | 2001-04-26 | Ibm | Integrated circuit for silicon on insulator type non-volatile random access memory device, has sense component in silicon on insulator layer that overlaps on PN channel of silicon substrate |
US6248626B1 (en) | 1998-05-04 | 2001-06-19 | International Business Machines Corporation | Floating back gate electrically erasable programmable read-only memory (EEPROM) |
US20010021549A1 (en) * | 1998-07-17 | 2001-09-13 | J. Dennis Keller | Methods of enhancing data retention of a floating gate transistor, methods of forming floating gate transistors, and floating gate transistors |
US6358819B1 (en) | 1998-12-15 | 2002-03-19 | Lsi Logic Corporation | Dual gate oxide process for deep submicron ICS |
US6384439B1 (en) * | 1998-02-02 | 2002-05-07 | Texas Instruments, Inc. | DRAM memory cell and array having pass transistors with recessed channels |
US6441436B1 (en) * | 2000-11-29 | 2002-08-27 | United Microelectronics Corp. | SOI device and method of fabrication |
EP1280209A2 (en) * | 2001-07-26 | 2003-01-29 | Hewlett-Packard Company | Semiconductor memory cell |
WO2003100841A2 (en) * | 2002-05-27 | 2003-12-04 | Infineon Technologies Ag | Method for the production of a memory cell, memory cell and memory cell arrangement |
US20040021137A1 (en) * | 2001-06-18 | 2004-02-05 | Pierre Fazan | Semiconductor device |
US20040228168A1 (en) * | 2003-05-13 | 2004-11-18 | Richard Ferrant | Semiconductor memory device and method of operating same |
US20040227166A1 (en) * | 2003-05-13 | 2004-11-18 | Lionel Portmann | Reference current generator, and method of programming, adjusting and/or operating same |
US20040240306A1 (en) * | 2002-04-18 | 2004-12-02 | Pierre Fazan | Data storage device and refreshing method for use with such device |
US20040238890A1 (en) * | 2002-04-18 | 2004-12-02 | Pierre Fazan | Semiconductor device |
KR100466559B1 (en) * | 2001-02-15 | 2005-01-17 | 가부시끼가이샤 도시바 | Semiconductor memory device |
US20050013163A1 (en) * | 2003-05-13 | 2005-01-20 | Richard Ferrant | Semiconductor memory cell, array, architecture and device, and method of operating same |
US20050012142A1 (en) * | 2003-06-06 | 2005-01-20 | Hiroaki Hazama | Nonvolatile semiconductor memory device and manufacturing method therefor |
US20050017240A1 (en) * | 2003-07-22 | 2005-01-27 | Pierre Fazan | Integrated circuit device, and method of fabricating same |
US20050063224A1 (en) * | 2003-09-24 | 2005-03-24 | Pierre Fazan | Low power programming technique for a floating body memory transistor, memory cell, and memory array |
US6989575B2 (en) * | 1999-10-26 | 2006-01-24 | International Business Machines Corporation | Formation of arrays of microelectronic elements |
US20060091462A1 (en) * | 2004-11-04 | 2006-05-04 | Serguei Okhonin | Memory cell having an electrically floating body transistor and programming technique therefor |
US20060098481A1 (en) * | 2004-11-10 | 2006-05-11 | Serguei Okhonin | Circuitry for and method of improving statistical distribution of integrated circuits |
US20060126374A1 (en) * | 2004-12-13 | 2006-06-15 | Waller William K | Sense amplifier circuitry and architecture to write data into and/or read from memory cells |
US20060131650A1 (en) * | 2004-12-22 | 2006-06-22 | Serguei Okhonin | Bipolar reading technique for a memory cell having an electrically floating body transistor |
US20060138528A1 (en) * | 2004-12-29 | 2006-06-29 | Hynix Semiconductor Inc. | Charge trap insulator memory device |
US20060138519A1 (en) * | 2004-12-29 | 2006-06-29 | Hynix Semiconductor Inc. | Float gate memory device |
US20060138521A1 (en) * | 2004-12-29 | 2006-06-29 | Hynix Semiconductor Inc. | Charge trap insulator memory device |
US20060146606A1 (en) * | 2004-08-27 | 2006-07-06 | Micron Technology, Inc. | Integrated DRAM-NVRAM multi-level memory |
US20070064489A1 (en) * | 2005-09-19 | 2007-03-22 | Philippe Bauser | Method and circuitry to generate a reference current for reading a memory cell, and device implementing same |
US20070085140A1 (en) * | 2005-10-19 | 2007-04-19 | Cedric Bassin | One transistor memory cell having strained electrically floating body region, and method of operating same |
US20070138530A1 (en) * | 2005-12-19 | 2007-06-21 | Serguei Okhonin | Electrically floating body memory cell and array, and method of operating or controlling same |
US20070278572A1 (en) * | 2006-05-31 | 2007-12-06 | Ibrahim Ban | Asymmetric channel doping for improved memory operation for floating body cell (FBC) memory |
US20080012056A1 (en) * | 2006-07-17 | 2008-01-17 | Micron Technology, Inc. | Capacitorless one transistor dram cell, integrated circuitry comprising an array of capacitorless one transistor dram cells, and method of forming lines of capacitorless one transistor dram cells |
US20080061346A1 (en) * | 2006-09-07 | 2008-03-13 | Micron Technology, Inc. | One-transistor memory cell with bias gate |
US20090020459A1 (en) * | 2007-05-07 | 2009-01-22 | Stephen De Haan | Ethylene furnace radiant coil decoking method |
US7492632B2 (en) | 2006-04-07 | 2009-02-17 | Innovative Silicon Isi Sa | Memory array having a programmable word length, and method of operating same |
US7542340B2 (en) | 2006-07-11 | 2009-06-02 | Innovative Silicon Isi Sa | Integrated circuit including memory array having a segmented bit line architecture and method of controlling and/or operating same |
US7542345B2 (en) | 2006-02-16 | 2009-06-02 | Innovative Silicon Isi Sa | Multi-bit memory cell having electrically floating body transistor, and method of programming and reading same |
US20090212363A1 (en) * | 2008-02-27 | 2009-08-27 | Advanced Micro Devices, Inc. | Method for forming a one-transistor memory cell and related structure |
US7606098B2 (en) | 2006-04-18 | 2009-10-20 | Innovative Silicon Isi Sa | Semiconductor memory array architecture with grouped memory cells, and method of controlling same |
US7606066B2 (en) | 2005-09-07 | 2009-10-20 | Innovative Silicon Isi Sa | Memory cell and memory cell array having an electrically floating body transistor, and methods of operating same |
US7700441B2 (en) | 2006-02-02 | 2010-04-20 | Micron Technology, Inc. | Methods of forming field effect transistors, methods of forming field effect transistor gates, methods of forming integrated circuitry comprising a transistor gate array and circuitry peripheral to the gate array, and methods of forming integrated circuitry comprising a transistor gate array including first gates and second grounded isolation gates |
US7772632B2 (en) | 2006-08-21 | 2010-08-10 | Micron Technology, Inc. | Memory arrays and methods of fabricating memory arrays |
US7825462B2 (en) | 2004-09-01 | 2010-11-02 | Micron Technology, Inc. | Transistors |
US7867851B2 (en) | 2005-08-30 | 2011-01-11 | Micron Technology, Inc. | Methods of forming field effect transistors on substrates |
US7897460B2 (en) | 2005-03-25 | 2011-03-01 | Micron Technology, Inc. | Methods of forming recessed access devices associated with semiconductor constructions |
US7924630B2 (en) | 2008-10-15 | 2011-04-12 | Micron Technology, Inc. | Techniques for simultaneously driving a plurality of source lines |
US7933142B2 (en) | 2006-05-02 | 2011-04-26 | Micron Technology, Inc. | Semiconductor memory cell and array using punch-through to program and read same |
US7933140B2 (en) | 2008-10-02 | 2011-04-26 | Micron Technology, Inc. | Techniques for reducing a voltage swing |
US7947543B2 (en) | 2008-09-25 | 2011-05-24 | Micron Technology, Inc. | Recessed gate silicon-on-insulator floating body device with self-aligned lateral isolation |
US7957206B2 (en) | 2008-04-04 | 2011-06-07 | Micron Technology, Inc. | Read circuitry for an integrated circuit having memory cells and/or a memory cell array, and method of operating same |
US8014195B2 (en) | 2008-02-06 | 2011-09-06 | Micron Technology, Inc. | Single transistor memory cell |
US8064274B2 (en) | 2007-05-30 | 2011-11-22 | Micron Technology, Inc. | Integrated circuit having voltage generation circuitry for memory cell array, and method of operating and/or controlling same |
US8069377B2 (en) | 2006-06-26 | 2011-11-29 | Micron Technology, Inc. | Integrated circuit having memory array including ECC and column redundancy and method of operating the same |
US8085594B2 (en) | 2007-06-01 | 2011-12-27 | Micron Technology, Inc. | Reading technique for memory cell with electrically floating body transistor |
US8139418B2 (en) | 2009-04-27 | 2012-03-20 | Micron Technology, Inc. | Techniques for controlling a direct injection semiconductor memory device |
US8174881B2 (en) | 2009-11-24 | 2012-05-08 | Micron Technology, Inc. | Techniques for reducing disturbance in a semiconductor device |
US8189376B2 (en) | 2008-02-08 | 2012-05-29 | Micron Technology, Inc. | Integrated circuit having memory cells including gate material having high work function, and method of manufacturing same |
US8194487B2 (en) | 2007-09-17 | 2012-06-05 | Micron Technology, Inc. | Refreshing data of memory cells with electrically floating body transistors |
US8199595B2 (en) | 2009-09-04 | 2012-06-12 | Micron Technology, Inc. | Techniques for sensing a semiconductor memory device |
US8213226B2 (en) | 2008-12-05 | 2012-07-03 | Micron Technology, Inc. | Vertical transistor memory cell and array |
US8223574B2 (en) | 2008-11-05 | 2012-07-17 | Micron Technology, Inc. | Techniques for block refreshing a semiconductor memory device |
US8264041B2 (en) | 2007-01-26 | 2012-09-11 | Micron Technology, Inc. | Semiconductor device with electrically floating body |
US8310893B2 (en) | 2009-12-16 | 2012-11-13 | Micron Technology, Inc. | Techniques for reducing impact of array disturbs in a semiconductor memory device |
US8315099B2 (en) | 2009-07-27 | 2012-11-20 | Micron Technology, Inc. | Techniques for providing a direct injection semiconductor memory device |
US8319294B2 (en) | 2009-02-18 | 2012-11-27 | Micron Technology, Inc. | Techniques for providing a source line plane |
US8349662B2 (en) | 2007-12-11 | 2013-01-08 | Micron Technology, Inc. | Integrated circuit having memory cell array, and method of manufacturing same |
US8369177B2 (en) | 2010-03-05 | 2013-02-05 | Micron Technology, Inc. | Techniques for reading from and/or writing to a semiconductor memory device |
US8399920B2 (en) | 2005-07-08 | 2013-03-19 | Werner Juengling | Semiconductor device comprising a transistor gate having multiple vertically oriented sidewalls |
US20130071992A1 (en) * | 2011-09-21 | 2013-03-21 | Nanya Technology Corporation | Semiconductor process |
US8411513B2 (en) | 2010-03-04 | 2013-04-02 | Micron Technology, Inc. | Techniques for providing a semiconductor memory device having hierarchical bit lines |
US8411524B2 (en) | 2010-05-06 | 2013-04-02 | Micron Technology, Inc. | Techniques for refreshing a semiconductor memory device |
US8416636B2 (en) | 2010-02-12 | 2013-04-09 | Micron Technology, Inc. | Techniques for controlling a semiconductor memory device |
US8498157B2 (en) | 2009-05-22 | 2013-07-30 | Micron Technology, Inc. | Techniques for providing a direct injection semiconductor memory device |
US8508994B2 (en) | 2009-04-30 | 2013-08-13 | Micron Technology, Inc. | Semiconductor device with floating gate and electrically floating body |
US8518774B2 (en) | 2007-03-29 | 2013-08-27 | Micron Technology, Inc. | Manufacturing process for zero-capacitor random access memory circuits |
US8531878B2 (en) | 2011-05-17 | 2013-09-10 | Micron Technology, Inc. | Techniques for providing a semiconductor memory device |
US8536628B2 (en) | 2007-11-29 | 2013-09-17 | Micron Technology, Inc. | Integrated circuit having memory cell array including barriers, and method of manufacturing same |
US8537610B2 (en) | 2009-07-10 | 2013-09-17 | Micron Technology, Inc. | Techniques for providing a semiconductor memory device |
US8547738B2 (en) | 2010-03-15 | 2013-10-01 | Micron Technology, Inc. | Techniques for providing a semiconductor memory device |
US8576631B2 (en) | 2010-03-04 | 2013-11-05 | Micron Technology, Inc. | Techniques for sensing a semiconductor memory device |
US8710566B2 (en) | 2009-03-04 | 2014-04-29 | Micron Technology, Inc. | Techniques for forming a contact to a buried diffusion layer in a semiconductor memory device |
US8748959B2 (en) | 2009-03-31 | 2014-06-10 | Micron Technology, Inc. | Semiconductor memory device |
US8773933B2 (en) | 2012-03-16 | 2014-07-08 | Micron Technology, Inc. | Techniques for accessing memory cells |
US9559216B2 (en) | 2011-06-06 | 2017-01-31 | Micron Technology, Inc. | Semiconductor memory device and method for biasing same |
US10515801B2 (en) | 2007-06-04 | 2019-12-24 | Micron Technology, Inc. | Pitch multiplication using self-assembling materials |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3573691B2 (en) * | 2000-07-03 | 2004-10-06 | シャープ株式会社 | Nonvolatile semiconductor memory device and method of manufacturing the same |
DE60220912T2 (en) * | 2001-05-07 | 2008-02-28 | Advanced Micro Devices, Inc., Sunnyvale | MEMORY DEVICE WITH A SELF-INSTALLING POLYMER AND METHOD FOR THE PRODUCTION THEREOF |
JP4815695B2 (en) * | 2001-05-24 | 2011-11-16 | ソニー株式会社 | Method of operating nonvolatile semiconductor memory device |
US7057234B2 (en) * | 2002-12-06 | 2006-06-06 | Cornell Research Foundation, Inc. | Scalable nano-transistor and memory using back-side trapping |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US2310970A (en) * | 1941-05-28 | 1943-02-16 | Alexander S Limpert | Heat exchanger |
US4297719A (en) * | 1979-08-10 | 1981-10-27 | Rca Corporation | Electrically programmable control gate injected floating gate solid state memory transistor and method of making same |
US4334347A (en) * | 1979-10-19 | 1982-06-15 | Rca Corporation | Method of forming an improved gate member for a gate injected floating gate memory device |
JPS6178169A (en) * | 1984-09-26 | 1986-04-21 | Hitachi Ltd | Semiconductor memory |
US4999313A (en) * | 1986-11-07 | 1991-03-12 | Canon Kabushiki Kaisha | Preparation of a semiconductor article using an amorphous seed to grow single crystal semiconductor material |
US5055898A (en) * | 1991-04-30 | 1991-10-08 | International Business Machines Corporation | DRAM memory cell having a horizontal SOI transfer device disposed over a buried storage node and fabrication methods therefor |
JPH0434981A (en) * | 1990-05-30 | 1992-02-05 | Seiko Instr Inc | Semiconductor nonvolatile memory |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4833514A (en) * | 1985-05-01 | 1989-05-23 | Texas Instruments Incorporated | Planar FAMOS transistor with sealed floating gate and DCS+N2 O oxide |
US4905062A (en) * | 1987-11-19 | 1990-02-27 | Texas Instruments Incorporated | Planar famos transistor with trench isolation |
US5120670A (en) * | 1991-04-18 | 1992-06-09 | National Semiconductor Corporation | Thermal process for implementing the planarization inherent to stacked etch in virtual ground EPROM memories |
-
1994
- 1994-04-29 US US08/235,768 patent/US5446299A/en not_active Expired - Fee Related
-
1995
- 1995-01-10 TW TW084100180A patent/TW280025B/zh active
- 1995-03-31 JP JP07075618A patent/JP3096401B2/en not_active Expired - Fee Related
- 1995-04-03 DE DE19512431A patent/DE19512431C2/en not_active Expired - Fee Related
- 1995-04-27 KR KR1019950010080A patent/KR0174633B1/en not_active IP Right Cessation
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US2310970A (en) * | 1941-05-28 | 1943-02-16 | Alexander S Limpert | Heat exchanger |
US4297719A (en) * | 1979-08-10 | 1981-10-27 | Rca Corporation | Electrically programmable control gate injected floating gate solid state memory transistor and method of making same |
US4334347A (en) * | 1979-10-19 | 1982-06-15 | Rca Corporation | Method of forming an improved gate member for a gate injected floating gate memory device |
JPS6178169A (en) * | 1984-09-26 | 1986-04-21 | Hitachi Ltd | Semiconductor memory |
US4999313A (en) * | 1986-11-07 | 1991-03-12 | Canon Kabushiki Kaisha | Preparation of a semiconductor article using an amorphous seed to grow single crystal semiconductor material |
JPH0434981A (en) * | 1990-05-30 | 1992-02-05 | Seiko Instr Inc | Semiconductor nonvolatile memory |
US5055898A (en) * | 1991-04-30 | 1991-10-08 | International Business Machines Corporation | DRAM memory cell having a horizontal SOI transfer device disposed over a buried storage node and fabrication methods therefor |
Non-Patent Citations (2)
Title |
---|
IBM Technical Disclosure Bulletin, vol. 34, No. 6, Nov. 1991, pp. 238 241 Vaccum Sealed Silicon Rich Oxide EEPROM Cell . * |
IBM Technical Disclosure Bulletin, vol. 34, No. 6, Nov. 1991, pp. 238-241 "Vaccum-Sealed Silicon-Rich -Oxide EEPROM Cell". |
Cited By (247)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6218703B1 (en) * | 1995-07-23 | 2001-04-17 | Ricoh Company, Ltd. | Semiconductor device with control electrodes formed from semiconductor material |
US5950088A (en) * | 1995-10-05 | 1999-09-07 | Lg Semicon Co., Ltd. | Semiconductor memory device and method of manufacturing the same |
US5955765A (en) * | 1996-03-15 | 1999-09-21 | Semiconductor Energy Laboratory Co., Ltd. | Thin-film dual gate, common channel semiconductor device having a single first gate and a multi-gate second gate structure |
US5929479A (en) * | 1996-10-21 | 1999-07-27 | Nec Corporation | Floating gate type non-volatile semiconductor memory for storing multi-value information |
GB2325338B (en) * | 1997-01-16 | 1999-03-24 | United Microelectronics Corp | Semiconductor read-only memory device and method of fabricating the same |
US5933735A (en) * | 1997-01-16 | 1999-08-03 | United Microelectronics Corp. | Semiconductor read-only memory device and method of fabricating the same |
GB2325338A (en) * | 1997-01-16 | 1998-11-18 | United Microelectronics Corp | Semiconductor read-only memory device and method of fabricating the same |
US5990527A (en) * | 1997-01-16 | 1999-11-23 | United Microelectronics Corp. | Semiconductor read-only memory device and method of fabricating the same |
FR2758418A1 (en) * | 1997-01-16 | 1998-07-17 | United Microelectronics Corp | SEMICONDUCTOR READ ONLY MEMORY DEVICE AND MANUFACTURING METHOD THEREOF |
DE19723651C2 (en) * | 1997-01-17 | 2001-05-31 | United Microelectronics Corp | ROM device and method for its manufacture |
FR2758653A1 (en) * | 1997-01-17 | 1998-07-24 | United Microelectronics Corp | SEMICONDUCTOR DEAD MEMORY AND MANUFACTURING METHOD |
WO1999005724A1 (en) * | 1997-07-25 | 1999-02-04 | Regents Of The University Of Minnesota | Single-electron floating-gate mos memory |
US6069380A (en) * | 1997-07-25 | 2000-05-30 | Regents Of The University Of Minnesota | Single-electron floating-gate MOS memory |
US6661702B1 (en) * | 1998-02-02 | 2003-12-09 | Darryl Gene Walker | Double gate DRAM memory cell having reduced leakage current |
US6064589A (en) * | 1998-02-02 | 2000-05-16 | Walker; Darryl G. | Double gate DRAM memory cell |
US6661699B1 (en) * | 1998-02-02 | 2003-12-09 | Darryl Gene Walker | Random access memory cell having double-gate access transistor for reduced leakage current |
US6384439B1 (en) * | 1998-02-02 | 2002-05-07 | Texas Instruments, Inc. | DRAM memory cell and array having pass transistors with recessed channels |
US6445032B1 (en) * | 1998-05-04 | 2002-09-03 | International Business Machines Corporation | Floating back gate electrically erasable programmable read-only memory(EEPROM) |
US6248626B1 (en) | 1998-05-04 | 2001-06-19 | International Business Machines Corporation | Floating back gate electrically erasable programmable read-only memory (EEPROM) |
GB2337851A (en) * | 1998-05-27 | 1999-12-01 | Samsung Electronics Co Ltd | A semiconductor memory device having a silicon on insulator substrate |
GB2337851B (en) * | 1998-05-27 | 2000-08-23 | Samsung Electronics Co Ltd | Semiconductor memory device having a soi(silicon-on-insulator)structure and a method for the fabrication thereof |
US20010021549A1 (en) * | 1998-07-17 | 2001-09-13 | J. Dennis Keller | Methods of enhancing data retention of a floating gate transistor, methods of forming floating gate transistors, and floating gate transistors |
US6791141B1 (en) | 1998-07-17 | 2004-09-14 | Micron Technology, Inc. | Semiconductor constructions comprising stacks with floating gates therein |
US7192829B2 (en) | 1998-07-17 | 2007-03-20 | Micron Technology, Inc. | Methods of forming floating gate transistors |
WO2000011709A1 (en) * | 1998-08-22 | 2000-03-02 | Koninklijke Philips Electronics N.V. | Thin film transistors and their manufacture |
US6348713B1 (en) * | 1998-08-27 | 2002-02-19 | Hyundai Electronics Industries Co., Ltd. | Method for fabricating semiconductor device |
US6168979B1 (en) | 1998-08-27 | 2001-01-02 | Hyundai Electronics Industries Co., Ltd. | Method for fabricating semiconductor device |
US6358819B1 (en) | 1998-12-15 | 2002-03-19 | Lsi Logic Corporation | Dual gate oxide process for deep submicron ICS |
DE19949805A1 (en) * | 1999-01-07 | 2001-04-26 | Ibm | Integrated circuit for silicon on insulator type non-volatile random access memory device, has sense component in silicon on insulator layer that overlaps on PN channel of silicon substrate |
DE19949805C2 (en) * | 1999-01-07 | 2001-09-13 | Ibm | Nonvolatile random access memory element formed in silicon on insulator |
US6252275B1 (en) | 1999-01-07 | 2001-06-26 | International Business Machines Corporation | Silicon-on-insulator non-volatile random access memory device |
US6989575B2 (en) * | 1999-10-26 | 2006-01-24 | International Business Machines Corporation | Formation of arrays of microelectronic elements |
US6441436B1 (en) * | 2000-11-29 | 2002-08-27 | United Microelectronics Corp. | SOI device and method of fabrication |
KR100466559B1 (en) * | 2001-02-15 | 2005-01-17 | 가부시끼가이샤 도시바 | Semiconductor memory device |
US20040135202A1 (en) * | 2001-06-18 | 2004-07-15 | Pierre Fazan | Semiconductor device |
US7239549B2 (en) | 2001-06-18 | 2007-07-03 | Innovative Silicon S.A. | Semiconductor device |
US6925006B2 (en) | 2001-06-18 | 2005-08-02 | Innovative Silicon S.A. | Semiconductor device |
US20040159876A1 (en) * | 2001-06-18 | 2004-08-19 | Pierre Fazan | Semiconductor device |
US20040021137A1 (en) * | 2001-06-18 | 2004-02-05 | Pierre Fazan | Semiconductor device |
US7280399B2 (en) | 2001-06-18 | 2007-10-09 | Innovative Silicon S.A. | Semiconductor device |
US20080055974A1 (en) * | 2001-06-18 | 2008-03-06 | Pierre Fazan | Semiconductor device |
US20080068882A1 (en) * | 2001-06-18 | 2008-03-20 | Pierre Fazan | Semiconductor device |
US7541616B2 (en) | 2001-06-18 | 2009-06-02 | Innovative Silicon Isi Sa | Semiconductor device |
US20040124488A1 (en) * | 2001-06-18 | 2004-07-01 | Pierre Fazan | Semiconductor device |
US6934186B2 (en) | 2001-06-18 | 2005-08-23 | Innovative Silicon S.A. | Semiconductor device |
US7732816B2 (en) | 2001-06-18 | 2010-06-08 | Innovative Silicon Isi Sa | Semiconductor device |
US6930918B2 (en) | 2001-06-18 | 2005-08-16 | Innovative Silicon S.A. | Semiconductor device |
US20050280028A1 (en) * | 2001-06-18 | 2005-12-22 | Pierre Fazan | Semiconductor device |
US6873539B1 (en) | 2001-06-18 | 2005-03-29 | Pierre Fazan | Semiconductor device |
US6969662B2 (en) | 2001-06-18 | 2005-11-29 | Pierre Fazan | Semiconductor device |
US20050213379A1 (en) * | 2001-06-18 | 2005-09-29 | Pierre Fazan | Semiconductor device |
US6937516B2 (en) | 2001-06-18 | 2005-08-30 | Innovative Silicon S.A. | Semiconductor device |
EP1280209A2 (en) * | 2001-07-26 | 2003-01-29 | Hewlett-Packard Company | Semiconductor memory cell |
EP1280209A3 (en) * | 2001-07-26 | 2004-05-12 | Hewlett-Packard Company | Semiconductor memory cell |
US7061050B2 (en) | 2002-04-18 | 2006-06-13 | Innovative Silicon S.A. | Semiconductor device utilizing both fully and partially depleted devices |
US7514748B2 (en) | 2002-04-18 | 2009-04-07 | Innovative Silicon Isi Sa | Semiconductor device |
US7170807B2 (en) | 2002-04-18 | 2007-01-30 | Innovative Silicon S.A. | Data storage device and refreshing method for use with such device |
US7342842B2 (en) | 2002-04-18 | 2008-03-11 | Innovative Silicon, S.A. | Data storage device and refreshing method for use with such device |
US20040240306A1 (en) * | 2002-04-18 | 2004-12-02 | Pierre Fazan | Data storage device and refreshing method for use with such device |
US20050128851A1 (en) * | 2002-04-18 | 2005-06-16 | Pierre Fazan | Data storage device and refreshing method for use with such device |
US20040238890A1 (en) * | 2002-04-18 | 2004-12-02 | Pierre Fazan | Semiconductor device |
US20070109896A1 (en) * | 2002-04-18 | 2007-05-17 | Pierre Fazan | Data storage device and refreshing method for use with such device |
US6982918B2 (en) | 2002-04-18 | 2006-01-03 | Pierre Fazan | Data storage device and refreshing method for use with such device |
WO2003100841A2 (en) * | 2002-05-27 | 2003-12-04 | Infineon Technologies Ag | Method for the production of a memory cell, memory cell and memory cell arrangement |
US7195978B2 (en) | 2002-05-27 | 2007-03-27 | Infineon Technologies Ag | Method for the production of a memory cell, memory cell and memory cell arrangement |
WO2003100841A3 (en) * | 2002-05-27 | 2004-03-25 | Infineon Technologies Ag | Method for the production of a memory cell, memory cell and memory cell arrangement |
US6912150B2 (en) | 2003-05-13 | 2005-06-28 | Lionel Portman | Reference current generator, and method of programming, adjusting and/or operating same |
US20040228168A1 (en) * | 2003-05-13 | 2004-11-18 | Richard Ferrant | Semiconductor memory device and method of operating same |
US20050013163A1 (en) * | 2003-05-13 | 2005-01-20 | Richard Ferrant | Semiconductor memory cell, array, architecture and device, and method of operating same |
US7733693B2 (en) | 2003-05-13 | 2010-06-08 | Innovative Silicon Isi Sa | Semiconductor memory device and method of operating same |
US20080205114A1 (en) * | 2003-05-13 | 2008-08-28 | Richard Ferrant | Semiconductor memory device and method of operating same |
US7187581B2 (en) | 2003-05-13 | 2007-03-06 | Innovative Silicon S.A. | Semiconductor memory device and method of operating same |
US7359229B2 (en) | 2003-05-13 | 2008-04-15 | Innovative Silicon S.A. | Semiconductor memory device and method of operating same |
US20050174873A1 (en) * | 2003-05-13 | 2005-08-11 | Richard Ferrant | Semiconductor memory device and method of operating same |
US20050157580A1 (en) * | 2003-05-13 | 2005-07-21 | Richard Ferrant | Semiconductor memory device and method of operating same |
US20040227166A1 (en) * | 2003-05-13 | 2004-11-18 | Lionel Portmann | Reference current generator, and method of programming, adjusting and/or operating same |
US20070159911A1 (en) * | 2003-05-13 | 2007-07-12 | Richard Ferrant | Semiconductor memory device and method of operating same |
US7085156B2 (en) | 2003-05-13 | 2006-08-01 | Innovative Silicon S.A. | Semiconductor memory device and method of operating same |
US7085153B2 (en) | 2003-05-13 | 2006-08-01 | Innovative Silicon S.A. | Semiconductor memory cell, array, architecture and device, and method of operating same |
US6980461B2 (en) | 2003-05-13 | 2005-12-27 | Innovative Silicon S.A. | Reference current generator, and method of programming, adjusting and/or operating same |
US20050162931A1 (en) * | 2003-05-13 | 2005-07-28 | Lionel Portmann | Reference current generator, and method of programming, adjusting and/or operating same |
US20070190727A1 (en) * | 2003-06-06 | 2007-08-16 | Kabushiki Kaisha Toshiba | Nonvolatile semiconductor memory device and manufacturing method therefor |
US7238975B2 (en) * | 2003-06-06 | 2007-07-03 | Kabushiki Kaisha Toshiba | Nonvolatile semiconductor memory device and manufacturing method therefor |
US20050012142A1 (en) * | 2003-06-06 | 2005-01-20 | Hiroaki Hazama | Nonvolatile semiconductor memory device and manufacturing method therefor |
US20050017240A1 (en) * | 2003-07-22 | 2005-01-27 | Pierre Fazan | Integrated circuit device, and method of fabricating same |
US7335934B2 (en) | 2003-07-22 | 2008-02-26 | Innovative Silicon S.A. | Integrated circuit device, and method of fabricating same |
US20080153213A1 (en) * | 2003-07-22 | 2008-06-26 | Pierre Fazan | Integrated circuit device, and method of fabricating same |
US7736959B2 (en) | 2003-07-22 | 2010-06-15 | Innovative Silicon Isi Sa | Integrated circuit device, and method of fabricating same |
US7177175B2 (en) | 2003-09-24 | 2007-02-13 | Innovative Silicon S.A. | Low power programming technique for a floating body memory transistor, memory cell, and memory array |
US7184298B2 (en) | 2003-09-24 | 2007-02-27 | Innovative Silicon S.A. | Low power programming technique for a floating body memory transistor, memory cell, and memory array |
US20060114717A1 (en) * | 2003-09-24 | 2006-06-01 | Pierre Fazan | Low power programming technique for a floating body memory transistor, memory cell, and memory array |
US20050063224A1 (en) * | 2003-09-24 | 2005-03-24 | Pierre Fazan | Low power programming technique for a floating body memory transistor, memory cell, and memory array |
US7403416B2 (en) * | 2004-08-27 | 2008-07-22 | Micron Technology, Inc. | Integrated DRAM-NVRAM multi-level memory |
US20060146606A1 (en) * | 2004-08-27 | 2006-07-06 | Micron Technology, Inc. | Integrated DRAM-NVRAM multi-level memory |
US7379336B2 (en) * | 2004-08-27 | 2008-05-27 | Micron Technology, Inc. | Integrated DRAM-NVRAM multi-level memory |
US20060146594A1 (en) * | 2004-08-27 | 2006-07-06 | Micron Technology, Inc. | Integrated DRAM-NVRAM multi-level memory |
US8120101B2 (en) | 2004-09-01 | 2012-02-21 | Micron Technology, Inc. | Semiconductor constructions and transistors, and methods of forming semiconductor constructions and transistors |
US7825462B2 (en) | 2004-09-01 | 2010-11-02 | Micron Technology, Inc. | Transistors |
US20060091462A1 (en) * | 2004-11-04 | 2006-05-04 | Serguei Okhonin | Memory cell having an electrically floating body transistor and programming technique therefor |
US7476939B2 (en) | 2004-11-04 | 2009-01-13 | Innovative Silicon Isi Sa | Memory cell having an electrically floating body transistor and programming technique therefor |
US7251164B2 (en) | 2004-11-10 | 2007-07-31 | Innovative Silicon S.A. | Circuitry for and method of improving statistical distribution of integrated circuits |
US20060098481A1 (en) * | 2004-11-10 | 2006-05-11 | Serguei Okhonin | Circuitry for and method of improving statistical distribution of integrated circuits |
US20060126374A1 (en) * | 2004-12-13 | 2006-06-15 | Waller William K | Sense amplifier circuitry and architecture to write data into and/or read from memory cells |
US7301838B2 (en) | 2004-12-13 | 2007-11-27 | Innovative Silicon S.A. | Sense amplifier circuitry and architecture to write data into and/or read from memory cells |
US7486563B2 (en) | 2004-12-13 | 2009-02-03 | Innovative Silicon Isi Sa | Sense amplifier circuitry and architecture to write data into and/or read from memory cells |
US7301803B2 (en) | 2004-12-22 | 2007-11-27 | Innovative Silicon S.A. | Bipolar reading technique for a memory cell having an electrically floating body transistor |
US7477540B2 (en) | 2004-12-22 | 2009-01-13 | Innovative Silicon Isi Sa | Bipolar reading technique for a memory cell having an electrically floating body transistor |
US20060131650A1 (en) * | 2004-12-22 | 2006-06-22 | Serguei Okhonin | Bipolar reading technique for a memory cell having an electrically floating body transistor |
US7310268B2 (en) * | 2004-12-29 | 2007-12-18 | Hynix Semiconductor Inc. | Float gate memory device |
US20060138519A1 (en) * | 2004-12-29 | 2006-06-29 | Hynix Semiconductor Inc. | Float gate memory device |
US20060138521A1 (en) * | 2004-12-29 | 2006-06-29 | Hynix Semiconductor Inc. | Charge trap insulator memory device |
US20060138528A1 (en) * | 2004-12-29 | 2006-06-29 | Hynix Semiconductor Inc. | Charge trap insulator memory device |
DE102005017071A1 (en) * | 2004-12-29 | 2006-07-13 | Hynix Semiconductor Inc., Ichon | Float gate memory device, has bottom word line, where bottom word line and top word line are at ground voltage state in read mode, and float gate cell arrays deposited vertically with cell insulating layers |
DE102005017072A1 (en) * | 2004-12-29 | 2006-07-13 | Hynix Semiconductor Inc., Ichon | Charge trap insulator memory device, has float channel, where data are read based on different channel resistance induced to channel depending on polarity states of charges stored in insulator |
US7126185B2 (en) | 2004-12-29 | 2006-10-24 | Hynix Semiconductor Inc. | Charge trap insulator memory device |
DE102005017071B4 (en) * | 2004-12-29 | 2011-09-15 | Hynix Semiconductor Inc. | Floating-gate memory device |
US8067286B2 (en) | 2005-03-25 | 2011-11-29 | Micron Technology, Inc. | Methods of forming recessed access devices associated with semiconductor constructions |
US7897460B2 (en) | 2005-03-25 | 2011-03-01 | Micron Technology, Inc. | Methods of forming recessed access devices associated with semiconductor constructions |
US9536971B2 (en) | 2005-07-08 | 2017-01-03 | Micron Technology, Inc. | Semiconductor device comprising a transistor gate having multiple vertically oriented sidewalls |
US8399920B2 (en) | 2005-07-08 | 2013-03-19 | Werner Juengling | Semiconductor device comprising a transistor gate having multiple vertically oriented sidewalls |
US8916912B2 (en) | 2005-07-08 | 2014-12-23 | Micron Technology, Inc. | Semiconductor device comprising a transistor gate having multiple vertically oriented sidewalls |
US8877589B2 (en) | 2005-08-30 | 2014-11-04 | Micron Technology, Inc. | Methods of forming field effect transistors on substrates |
US8426273B2 (en) | 2005-08-30 | 2013-04-23 | Micron Technology, Inc. | Methods of forming field effect transistors on substrates |
US7867851B2 (en) | 2005-08-30 | 2011-01-11 | Micron Technology, Inc. | Methods of forming field effect transistors on substrates |
US8873283B2 (en) | 2005-09-07 | 2014-10-28 | Micron Technology, Inc. | Memory cell and memory cell array having an electrically floating body transistor, and methods of operating same |
US10418091B2 (en) | 2005-09-07 | 2019-09-17 | Ovonyx Memory Technology, Llc | Memory cell and memory cell array having an electrically floating body transistor, and methods of operating same |
US7606066B2 (en) | 2005-09-07 | 2009-10-20 | Innovative Silicon Isi Sa | Memory cell and memory cell array having an electrically floating body transistor, and methods of operating same |
US11031069B2 (en) | 2005-09-07 | 2021-06-08 | Ovonyx Memory Technology, Llc | Memory cell and memory cell array having an electrically floating body transistor, and methods of operating same |
US20070064489A1 (en) * | 2005-09-19 | 2007-03-22 | Philippe Bauser | Method and circuitry to generate a reference current for reading a memory cell, and device implementing same |
US7499358B2 (en) | 2005-09-19 | 2009-03-03 | Innovative Silicon Isi Sa | Method and circuitry to generate a reference current for reading a memory cell, and device implementing same |
US7355916B2 (en) | 2005-09-19 | 2008-04-08 | Innovative Silicon S.A. | Method and circuitry to generate a reference current for reading a memory cell, and device implementing same |
US20070085140A1 (en) * | 2005-10-19 | 2007-04-19 | Cedric Bassin | One transistor memory cell having strained electrically floating body region, and method of operating same |
US7683430B2 (en) | 2005-12-19 | 2010-03-23 | Innovative Silicon Isi Sa | Electrically floating body memory cell and array, and method of operating or controlling same |
US20070138530A1 (en) * | 2005-12-19 | 2007-06-21 | Serguei Okhonin | Electrically floating body memory cell and array, and method of operating or controlling same |
US8389363B2 (en) | 2006-02-02 | 2013-03-05 | Micron Technology, Inc. | Methods of forming field effect transistors, methods of forming field effect transistor gates, methods of forming integrated circuitry comprising a transistor gate array and circuitry peripheral to the gate array, and methods of forming integrated circuitry comprising a transistor gate array including first gates and second grounded isolation gates |
US7700441B2 (en) | 2006-02-02 | 2010-04-20 | Micron Technology, Inc. | Methods of forming field effect transistors, methods of forming field effect transistor gates, methods of forming integrated circuitry comprising a transistor gate array and circuitry peripheral to the gate array, and methods of forming integrated circuitry comprising a transistor gate array including first gates and second grounded isolation gates |
US7902028B2 (en) | 2006-02-02 | 2011-03-08 | Micron Technology, Inc. | Methods of forming field effect transistors, methods of forming field effect transistor gates, methods of forming integrated circuitry comprising a transistor gate array and circuitry peripheral to the gate array, and methods of forming integrated circuitry comprising a transistor gate array including first gates and second grounded isolation gates |
US7542345B2 (en) | 2006-02-16 | 2009-06-02 | Innovative Silicon Isi Sa | Multi-bit memory cell having electrically floating body transistor, and method of programming and reading same |
US8134867B2 (en) | 2006-04-07 | 2012-03-13 | Micron Technology, Inc. | Memory array having a programmable word length, and method of operating same |
US7492632B2 (en) | 2006-04-07 | 2009-02-17 | Innovative Silicon Isi Sa | Memory array having a programmable word length, and method of operating same |
US7940559B2 (en) | 2006-04-07 | 2011-05-10 | Micron Technology, Inc. | Memory array having a programmable word length, and method of operating same |
US7606098B2 (en) | 2006-04-18 | 2009-10-20 | Innovative Silicon Isi Sa | Semiconductor memory array architecture with grouped memory cells, and method of controlling same |
US8295078B2 (en) | 2006-05-02 | 2012-10-23 | Micron Technology, Inc. | Semiconductor memory cell and array using punch-through to program and read same |
US7933142B2 (en) | 2006-05-02 | 2011-04-26 | Micron Technology, Inc. | Semiconductor memory cell and array using punch-through to program and read same |
US20100072533A1 (en) * | 2006-05-31 | 2010-03-25 | Ibrahim Ban | Asymmetric channel doping for improved memory operation for floating body cell (fbc) memory |
US7944003B2 (en) | 2006-05-31 | 2011-05-17 | Intel Corporation | Asymmetric channel doping for improved memory operation for floating body cell (FBC) memory |
US20070278572A1 (en) * | 2006-05-31 | 2007-12-06 | Ibrahim Ban | Asymmetric channel doping for improved memory operation for floating body cell (FBC) memory |
US7646071B2 (en) * | 2006-05-31 | 2010-01-12 | Intel Corporation | Asymmetric channel doping for improved memory operation for floating body cell (FBC) memory |
US8069377B2 (en) | 2006-06-26 | 2011-11-29 | Micron Technology, Inc. | Integrated circuit having memory array including ECC and column redundancy and method of operating the same |
US8402326B2 (en) | 2006-06-26 | 2013-03-19 | Micron Technology, Inc. | Integrated circuit having memory array including ECC and column redundancy and method of operating same |
US8395937B2 (en) | 2006-07-11 | 2013-03-12 | Micron Technology, Inc. | Integrated circuit including memory array having a segmented bit line architecture and method of controlling and/or operating same |
US7969779B2 (en) | 2006-07-11 | 2011-06-28 | Micron Technology, Inc. | Integrated circuit including memory array having a segmented bit line architecture and method of controlling and/or operating same |
US7542340B2 (en) | 2006-07-11 | 2009-06-02 | Innovative Silicon Isi Sa | Integrated circuit including memory array having a segmented bit line architecture and method of controlling and/or operating same |
US8551823B2 (en) | 2006-07-17 | 2013-10-08 | Micron Technology, Inc. | Methods of forming lines of capacitorless one transistor DRAM cells, methods of patterning substrates, and methods of forming two conductive lines |
US20080012056A1 (en) * | 2006-07-17 | 2008-01-17 | Micron Technology, Inc. | Capacitorless one transistor dram cell, integrated circuitry comprising an array of capacitorless one transistor dram cells, and method of forming lines of capacitorless one transistor dram cells |
US9129847B2 (en) | 2006-07-17 | 2015-09-08 | Micron Technology, Inc. | Transistor structures and integrated circuitry comprising an array of transistor structures |
US20090239343A1 (en) * | 2006-07-17 | 2009-09-24 | Fernando Gonzalez | Methods Of Forming Lines Of Capacitorless One Transistor DRAM Cells, Methods Of Patterning Substrates, And Methods Of Forming Two Conductive Lines |
US7602001B2 (en) * | 2006-07-17 | 2009-10-13 | Micron Technology, Inc. | Capacitorless one transistor DRAM cell, integrated circuitry comprising an array of capacitorless one transistor DRAM cells, and method of forming lines of capacitorless one transistor DRAM cells |
US8394699B2 (en) | 2006-08-21 | 2013-03-12 | Micron Technology, Inc. | Memory arrays and methods of fabricating memory arrays |
US7772632B2 (en) | 2006-08-21 | 2010-08-10 | Micron Technology, Inc. | Memory arrays and methods of fabricating memory arrays |
US7589995B2 (en) | 2006-09-07 | 2009-09-15 | Micron Technology, Inc. | One-transistor memory cell with bias gate |
US20080061346A1 (en) * | 2006-09-07 | 2008-03-13 | Micron Technology, Inc. | One-transistor memory cell with bias gate |
US8446762B2 (en) | 2006-09-07 | 2013-05-21 | Micron Technology, Inc. | Methods of making a semiconductor memory device |
US7944743B2 (en) | 2006-09-07 | 2011-05-17 | Micron Technology, Inc. | Methods of making a semiconductor memory device |
US8492209B2 (en) | 2007-01-26 | 2013-07-23 | Micron Technology, Inc. | Semiconductor device with electrically floating body |
US8796770B2 (en) | 2007-01-26 | 2014-08-05 | Micron Technology, Inc. | Semiconductor device with electrically floating body |
US8264041B2 (en) | 2007-01-26 | 2012-09-11 | Micron Technology, Inc. | Semiconductor device with electrically floating body |
US9276000B2 (en) | 2007-03-29 | 2016-03-01 | Micron Technology, Inc. | Manufacturing process for zero-capacitor random access memory circuits |
US8518774B2 (en) | 2007-03-29 | 2013-08-27 | Micron Technology, Inc. | Manufacturing process for zero-capacitor random access memory circuits |
US20090020459A1 (en) * | 2007-05-07 | 2009-01-22 | Stephen De Haan | Ethylene furnace radiant coil decoking method |
US8152993B2 (en) | 2007-05-07 | 2012-04-10 | Lummus Technology Inc. | Ethylene furnace radiant coil decoking method |
US8064274B2 (en) | 2007-05-30 | 2011-11-22 | Micron Technology, Inc. | Integrated circuit having voltage generation circuitry for memory cell array, and method of operating and/or controlling same |
US9257155B2 (en) | 2007-05-30 | 2016-02-09 | Micron Technology, Inc. | Integrated circuit having voltage generation circuitry for memory cell array, and method of operating and/or controlling same |
US8659956B2 (en) | 2007-05-30 | 2014-02-25 | Micron Technology, Inc. | Integrated circuit having voltage generation circuitry for memory cell array, and method of operating and/or controlling same |
US8085594B2 (en) | 2007-06-01 | 2011-12-27 | Micron Technology, Inc. | Reading technique for memory cell with electrically floating body transistor |
US8659948B2 (en) | 2007-06-01 | 2014-02-25 | Micron Technology, Inc. | Techniques for reading a memory cell with electrically floating body transistor |
US10515801B2 (en) | 2007-06-04 | 2019-12-24 | Micron Technology, Inc. | Pitch multiplication using self-assembling materials |
US8797819B2 (en) | 2007-09-17 | 2014-08-05 | Micron Technology, Inc. | Refreshing data of memory cells with electrically floating body transistors |
US8194487B2 (en) | 2007-09-17 | 2012-06-05 | Micron Technology, Inc. | Refreshing data of memory cells with electrically floating body transistors |
US8446794B2 (en) | 2007-09-17 | 2013-05-21 | Micron Technology, Inc. | Refreshing data of memory cells with electrically floating body transistors |
US10304837B2 (en) | 2007-11-29 | 2019-05-28 | Ovonyx Memory Technology, Llc | Integrated circuit having memory cell array including barriers, and method of manufacturing same |
US8536628B2 (en) | 2007-11-29 | 2013-09-17 | Micron Technology, Inc. | Integrated circuit having memory cell array including barriers, and method of manufacturing same |
US11081486B2 (en) | 2007-11-29 | 2021-08-03 | Ovonyx Memory Technology, Llc | Integrated circuit having memory cell array including barriers, and method of manufacturing same |
US8349662B2 (en) | 2007-12-11 | 2013-01-08 | Micron Technology, Inc. | Integrated circuit having memory cell array, and method of manufacturing same |
US9019788B2 (en) | 2008-01-24 | 2015-04-28 | Micron Technology, Inc. | Techniques for accessing memory cells |
US8014195B2 (en) | 2008-02-06 | 2011-09-06 | Micron Technology, Inc. | Single transistor memory cell |
US8325515B2 (en) | 2008-02-06 | 2012-12-04 | Micron Technology, Inc. | Integrated circuit device |
US8189376B2 (en) | 2008-02-08 | 2012-05-29 | Micron Technology, Inc. | Integrated circuit having memory cells including gate material having high work function, and method of manufacturing same |
US7973364B2 (en) * | 2008-02-27 | 2011-07-05 | Globalfoundries Inc. | Method for forming a one-transistor memory cell and related structure |
US20090212363A1 (en) * | 2008-02-27 | 2009-08-27 | Advanced Micro Devices, Inc. | Method for forming a one-transistor memory cell and related structure |
US7957206B2 (en) | 2008-04-04 | 2011-06-07 | Micron Technology, Inc. | Read circuitry for an integrated circuit having memory cells and/or a memory cell array, and method of operating same |
US8274849B2 (en) | 2008-04-04 | 2012-09-25 | Micron Technology, Inc. | Read circuitry for an integrated circuit having memory cells and/or a memory cell array, and method of operating same |
US7947543B2 (en) | 2008-09-25 | 2011-05-24 | Micron Technology, Inc. | Recessed gate silicon-on-insulator floating body device with self-aligned lateral isolation |
US9553186B2 (en) | 2008-09-25 | 2017-01-24 | Micron Technology, Inc. | Recessed gate silicon-on-insulator floating body device with self-aligned lateral isolation |
US8790968B2 (en) | 2008-09-25 | 2014-07-29 | Micron Technology, Inc. | Recessed gate silicon-on-insulator floating body device with self-aligned lateral isolation |
US7933140B2 (en) | 2008-10-02 | 2011-04-26 | Micron Technology, Inc. | Techniques for reducing a voltage swing |
US8315083B2 (en) | 2008-10-02 | 2012-11-20 | Micron Technology Inc. | Techniques for reducing a voltage swing |
US7924630B2 (en) | 2008-10-15 | 2011-04-12 | Micron Technology, Inc. | Techniques for simultaneously driving a plurality of source lines |
US8223574B2 (en) | 2008-11-05 | 2012-07-17 | Micron Technology, Inc. | Techniques for block refreshing a semiconductor memory device |
US8213226B2 (en) | 2008-12-05 | 2012-07-03 | Micron Technology, Inc. | Vertical transistor memory cell and array |
US8319294B2 (en) | 2009-02-18 | 2012-11-27 | Micron Technology, Inc. | Techniques for providing a source line plane |
US9064730B2 (en) | 2009-03-04 | 2015-06-23 | Micron Technology, Inc. | Techniques for forming a contact to a buried diffusion layer in a semiconductor memory device |
US8710566B2 (en) | 2009-03-04 | 2014-04-29 | Micron Technology, Inc. | Techniques for forming a contact to a buried diffusion layer in a semiconductor memory device |
US9093311B2 (en) | 2009-03-31 | 2015-07-28 | Micron Technology, Inc. | Techniques for providing a semiconductor memory device |
US8748959B2 (en) | 2009-03-31 | 2014-06-10 | Micron Technology, Inc. | Semiconductor memory device |
US8139418B2 (en) | 2009-04-27 | 2012-03-20 | Micron Technology, Inc. | Techniques for controlling a direct injection semiconductor memory device |
US8400811B2 (en) | 2009-04-27 | 2013-03-19 | Micron Technology, Inc. | Techniques for providing a direct injection semiconductor memory device having ganged carrier injection lines |
US9425190B2 (en) | 2009-04-27 | 2016-08-23 | Micron Technology, Inc. | Techniques for providing a direct injection semiconductor memory device |
US8861247B2 (en) | 2009-04-27 | 2014-10-14 | Micron Technology, Inc. | Techniques for providing a direct injection semiconductor memory device |
US8508970B2 (en) | 2009-04-27 | 2013-08-13 | Micron Technology, Inc. | Techniques for providing a direct injection semiconductor memory device |
US8351266B2 (en) | 2009-04-27 | 2013-01-08 | Micron Technology, Inc. | Techniques for controlling a direct injection semiconductor memory device |
US9240496B2 (en) | 2009-04-30 | 2016-01-19 | Micron Technology, Inc. | Semiconductor device with floating gate and electrically floating body |
US8792276B2 (en) | 2009-04-30 | 2014-07-29 | Micron Technology, Inc. | Semiconductor device with floating gate and electrically floating body |
US8508994B2 (en) | 2009-04-30 | 2013-08-13 | Micron Technology, Inc. | Semiconductor device with floating gate and electrically floating body |
US8498157B2 (en) | 2009-05-22 | 2013-07-30 | Micron Technology, Inc. | Techniques for providing a direct injection semiconductor memory device |
US8982633B2 (en) | 2009-05-22 | 2015-03-17 | Micron Technology, Inc. | Techniques for providing a direct injection semiconductor memory device |
US9331083B2 (en) | 2009-07-10 | 2016-05-03 | Micron Technology, Inc. | Techniques for providing a semiconductor memory device |
US8537610B2 (en) | 2009-07-10 | 2013-09-17 | Micron Technology, Inc. | Techniques for providing a semiconductor memory device |
US8817534B2 (en) | 2009-07-10 | 2014-08-26 | Micron Technology, Inc. | Techniques for providing a semiconductor memory device |
US9076543B2 (en) | 2009-07-27 | 2015-07-07 | Micron Technology, Inc. | Techniques for providing a direct injection semiconductor memory device |
US8947965B2 (en) | 2009-07-27 | 2015-02-03 | Micron Technology Inc. | Techniques for providing a direct injection semiconductor memory device |
US8964461B2 (en) | 2009-07-27 | 2015-02-24 | Micron Technology, Inc. | Techniques for providing a direct injection semiconductor memory device |
US9679612B2 (en) | 2009-07-27 | 2017-06-13 | Micron Technology, Inc. | Techniques for providing a direct injection semiconductor memory device |
US8315099B2 (en) | 2009-07-27 | 2012-11-20 | Micron Technology, Inc. | Techniques for providing a direct injection semiconductor memory device |
US8587996B2 (en) | 2009-07-27 | 2013-11-19 | Micron Technology, Inc. | Techniques for providing a direct injection semiconductor memory device |
US8199595B2 (en) | 2009-09-04 | 2012-06-12 | Micron Technology, Inc. | Techniques for sensing a semiconductor memory device |
US8699289B2 (en) | 2009-11-24 | 2014-04-15 | Micron Technology, Inc. | Techniques for reducing disturbance in a semiconductor memory device |
US8174881B2 (en) | 2009-11-24 | 2012-05-08 | Micron Technology, Inc. | Techniques for reducing disturbance in a semiconductor device |
US9812179B2 (en) | 2009-11-24 | 2017-11-07 | Ovonyx Memory Technology, Llc | Techniques for reducing disturbance in a semiconductor memory device |
US8760906B2 (en) | 2009-11-24 | 2014-06-24 | Micron Technology, Inc. | Techniques for reducing disturbance in a semiconductor memory device |
US8310893B2 (en) | 2009-12-16 | 2012-11-13 | Micron Technology, Inc. | Techniques for reducing impact of array disturbs in a semiconductor memory device |
US8416636B2 (en) | 2010-02-12 | 2013-04-09 | Micron Technology, Inc. | Techniques for controlling a semiconductor memory device |
US8576631B2 (en) | 2010-03-04 | 2013-11-05 | Micron Technology, Inc. | Techniques for sensing a semiconductor memory device |
US8964479B2 (en) | 2010-03-04 | 2015-02-24 | Micron Technology, Inc. | Techniques for sensing a semiconductor memory device |
US8411513B2 (en) | 2010-03-04 | 2013-04-02 | Micron Technology, Inc. | Techniques for providing a semiconductor memory device having hierarchical bit lines |
US8369177B2 (en) | 2010-03-05 | 2013-02-05 | Micron Technology, Inc. | Techniques for reading from and/or writing to a semiconductor memory device |
US8547738B2 (en) | 2010-03-15 | 2013-10-01 | Micron Technology, Inc. | Techniques for providing a semiconductor memory device |
US9524971B2 (en) | 2010-03-15 | 2016-12-20 | Micron Technology, Inc. | Techniques for providing a semiconductor memory device |
US9019759B2 (en) | 2010-03-15 | 2015-04-28 | Micron Technology, Inc. | Techniques for providing a semiconductor memory device |
US9142264B2 (en) | 2010-05-06 | 2015-09-22 | Micron Technology, Inc. | Techniques for refreshing a semiconductor memory device |
US8630126B2 (en) | 2010-05-06 | 2014-01-14 | Micron Technology, Inc. | Techniques for refreshing a semiconductor memory device |
US8411524B2 (en) | 2010-05-06 | 2013-04-02 | Micron Technology, Inc. | Techniques for refreshing a semiconductor memory device |
US8531878B2 (en) | 2011-05-17 | 2013-09-10 | Micron Technology, Inc. | Techniques for providing a semiconductor memory device |
US9263133B2 (en) | 2011-05-17 | 2016-02-16 | Micron Technology, Inc. | Techniques for providing a semiconductor memory device |
US9559216B2 (en) | 2011-06-06 | 2017-01-31 | Micron Technology, Inc. | Semiconductor memory device and method for biasing same |
US20130071992A1 (en) * | 2011-09-21 | 2013-03-21 | Nanya Technology Corporation | Semiconductor process |
US8773933B2 (en) | 2012-03-16 | 2014-07-08 | Micron Technology, Inc. | Techniques for accessing memory cells |
Also Published As
Publication number | Publication date |
---|---|
DE19512431C2 (en) | 2001-09-13 |
TW280025B (en) | 1996-07-01 |
DE19512431A1 (en) | 1995-11-02 |
KR0174633B1 (en) | 1999-02-01 |
KR950030371A (en) | 1995-11-24 |
JPH07302887A (en) | 1995-11-14 |
JP3096401B2 (en) | 2000-10-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5446299A (en) | Semiconductor random access memory cell on silicon-on-insulator with dual control gates | |
US5411905A (en) | Method of making trench EEPROM structure on SOI with dual channels | |
US6794712B1 (en) | Nonvolatile semiconductor memory device and process of production and write method thereof | |
US6207507B1 (en) | Multi-level flash memory using triple well process and method of making | |
KR940006094B1 (en) | Nonvolatile semiconductor memory device and fabricating method thereof | |
US6608346B2 (en) | Method and structure for an improved floating gate memory cell | |
US4688078A (en) | Partially relaxable composite dielectric structure | |
US5399516A (en) | Method of making shadow RAM cell having a shallow trench EEPROM | |
KR100274491B1 (en) | Spacer Flash Cell Process | |
US6849905B2 (en) | Semiconductor device with localized charge storage dielectric and method of making same | |
US7157773B2 (en) | Nonvolatile semiconductor memory device | |
US20040106259A1 (en) | High coupling split-gate transistor | |
EP0105802A2 (en) | Programmable read only memory | |
KR100264928B1 (en) | A high density eeprom cell/array structure and method of operating same | |
KR100297016B1 (en) | Method for manufacturing fast access amg eprom | |
US5856222A (en) | Method of fabricating a high density EEPROM cell | |
US20050173766A1 (en) | Semiconductor memory and manufacturing method thereof | |
KR20010052455A (en) | Semiconductor device comprising a non-volatile memory cell | |
JP2598523B2 (en) | Nonvolatile semiconductor memory device and method of manufacturing the same | |
US5151760A (en) | Integrated circuit with improved capacitive coupling | |
US7510936B2 (en) | Nonvolatile memory device and methods of fabricating and driving the same | |
JPH05121749A (en) | Electrically writable and erasable semiconductor storage device and manufacture thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: IBM CORPORATION, NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:ACOVIC, ALEXANDRE;WU, BEN SONG;REEL/FRAME:006988/0374 Effective date: 19940427 |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
REMI | Maintenance fee reminder mailed | ||
LAPS | Lapse for failure to pay maintenance fees | ||
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20070829 |