US5400206A - Short circuit and overload protection circuit which allows a predetermined number of reconnection attempts - Google Patents

Short circuit and overload protection circuit which allows a predetermined number of reconnection attempts Download PDF

Info

Publication number
US5400206A
US5400206A US08/098,484 US9848493A US5400206A US 5400206 A US5400206 A US 5400206A US 9848493 A US9848493 A US 9848493A US 5400206 A US5400206 A US 5400206A
Authority
US
United States
Prior art keywords
circuit
current
electrical communication
counter
points
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US08/098,484
Inventor
Kenneth F. Barnes
Jimmy Yee
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Honeywell Inc
Original Assignee
Honeywell Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Honeywell Inc filed Critical Honeywell Inc
Priority to US08/098,484 priority Critical patent/US5400206A/en
Assigned to HONEYWELL INC. reassignment HONEYWELL INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: BARNES, KENNETH F., YEE, JIMMY
Application granted granted Critical
Publication of US5400206A publication Critical patent/US5400206A/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02HEMERGENCY PROTECTIVE CIRCUIT ARRANGEMENTS
    • H02H3/00Emergency protective circuit arrangements for automatic disconnection directly responsive to an undesired change from normal electric working condition with or without subsequent reconnection ; integrated protection
    • H02H3/08Emergency protective circuit arrangements for automatic disconnection directly responsive to an undesired change from normal electric working condition with or without subsequent reconnection ; integrated protection responsive to excess current
    • H02H3/087Emergency protective circuit arrangements for automatic disconnection directly responsive to an undesired change from normal electric working condition with or without subsequent reconnection ; integrated protection responsive to excess current for dc applications

Definitions

  • the present invention relates generally to short circuit or overload protection circuits and, more particularly, to a circuit of this type which disconnects an electrical load from a circuit and then reconnects the load with this procedure being repeated a predetermined number of times in an attempt to maintain electrical connection between the circuit and the load unless a true short circuit or overload situation exists.
  • sensors are used in a manner in which they connect or disconnect a load from a source of voltage in response to a sensed condition.
  • a photoelectric detector can be connected in series between a voltage source and an actuator so that the circuit is completed and the actuator is energized or deenergized when the photoelectric sensor detects a predetermined condition.
  • Other types of sensors, such as a proximity detector, can be used in a similar manner.
  • a serious problem can occur when sensors are used in the manner described above.
  • the circuitry within the sensor causes the electrical load to be connected in series with the voltage source, the current flowing between the voltage source and the load passes through a portion of the sensor's interface circuitry. If a short circuit condition exists external to the sensor, such as in the external load, excessive currents can flow through portions of the sensor interface circuitry. This excessive current can damage or possibly destroy components within the sensor.
  • an overcurrent detection circuit should be included as part of the sensor circuitry.
  • Many different concepts are known to those skilled in the art for detecting an excessive current and for reacting to that high current.
  • the overload protection circuitry can immediately disconnect the load from the voltage source and require a manual reset operation before operation of the load can continue.
  • some overload protection circuits temporarily disconnect the load from the voltage source and, after a predetermined period of time, reconnect the load to the source of electrical power.
  • the overload protection circuit disconnects the load from the voltage source a second time. This procedure is continued until the overload condition is corrected or the power is manually turned off.
  • Both alternatives can be disadvantageous, depending on the circumstances of the overcurrent condition. Both of these alternative schemes which are known to those skilled in the art can result in disadvantageous circumstances. For example, if the circuit is designed to immediately disconnect the load from the voltage source upon the first occurrence of an apparent overload condition, the circuit may react to a spurious and essentially harmless short duration current pulse, such as a noise transient, that triggers its operation. If a single overcurrent condition is sufficient to disconnect the load from the source, this type of occurrence would result in the necessity of a manual reset. In many circumstances, the inefficiency and lost time caused by this type of requirement for a manual reset is unacceptable.
  • U.S. Pat. No. 4,795,980 which issued to Schmitt on Jan. 3, 1989, discloses a device for monitoring short circuits and overloads in electronic proximity switches.
  • the device described in this patent comprises a testing circuit which includes a current pickup which measures the current in the output circuit of a respective proximity switch which controls the output current flow by switching off or limiting the output current flow.
  • the device also includes a circuit which provides a testing cycle for the current measurement with first and second delay times which control the output current during a short circuit or overload and a waiting time, substantially longer than the first delay time, between the start of two successive delay times.
  • the length of the first delay time is chosen with respect to the time constant of the respective transmission line to be connected.
  • a circuit comprises a means for comparing a magnitude of a current to a predetermined value, wherein the monitored current flows between a first circuit point and a second circuit point.
  • the circuit of the present invention comprises a means for stopping the current from flowing between the first and second circuit points in response to the current exceeding the predetermined value.
  • the circuit comprises a means for reinitiating the current flow between the first and second circuit points upon the lapse of a predetermined period of time after the current is stopped by the stopping means.
  • a means for counting the number of times that the current exceeds the predetermined value is also provided in addition to a means for preventing the reinitiation of the current after the current exceeds the predetermined value a predetermined number of times.
  • FIG. 1 illustrates a schematic representation of the relationship between the present invention and an electrical load
  • FIGS. 2A, 2B and 2C illustrate a detailed electrical schematic of a circuit in a preferred embodiment of the present invention.
  • FIG. 1 is a schematic representation of a voltage source 10 that is connectable in electrical communication with an electrical load 12.
  • a circuit 14 is connected between the voltage source 10 and the load 12 and is capable of selectively connecting or disconnecting the load from the voltage source.
  • the circuit 14 is associated with a sensor 16. When the sensor 16 detects a predefined stimulus, such as the presence or absence of an object in its sensing range, the circuit 14 either connects or disconnects the load 12 from the voltage source 10. Between the circuit 14 and the sensor 16, a DC input line 30 and a signal input line 32 are provided. Line 33 is a ground connection.
  • the circuit 14 is connected to the voltage source 10 by a DC input line 20.
  • the load 12 is connected to the circuit 14 by a sourcing output line 22.
  • Line 23 represents a ground line.
  • FIGS. 2A, 2B and 2C illustrate a schematic circuit that is used in a particularly preferred embodiment of the present invention.
  • connection points 20, 22, 23, 30, 32 and 33
  • connection point 20 is connectable to a voltage source 10 for the provision of power to the circuit.
  • V cc is provided between connection points 20 and 23.
  • V REG is provided for the operation of the circuit.
  • Connection point 30 permits the sensor 16 to be connected to the circuit shown in FIG. 2C.
  • Connection point 22 is connectable to the load 12 in order to dispose the circuit in FIGS. 2A, 2B and 2C electrically in series between the voltage source and the load.
  • connection point 20 is referred to as a first circuit point and connection point 22 is referred to as a second circuit point.
  • Connection point 32 provides a means by which the sensor 16 can communicate its condition to the circuit shown in FIGS. 2A, 2B and 2C and determine the connection status between the first and second circuit points, 20 and 22.
  • the sensor 16 can alternatively connect connection point 32 to ground or maintain it at a voltage potential above ground. These two conditions represent the two signals that can be provided by the sensor 16.
  • PNP transistor Q5 When the sensor 16 connects connection point 32 to ground, PNP transistor Q5 becomes conductive and conducts a current through resistors R9 and R17 to the output of timer U1 if that output is at a voltage potential which is sufficiently below that of the supply voltage V REG .
  • the flow of current through resistors R9 and R17 turn on the NPN transistor Q4 which, in turn, turns on PNP transistor Q1.
  • connection point 32 When transistor Q1 is conductive, a current flows between the first circuit point 20 and the second circuit point 22 through resistor R1 and transistor Q1. Therefore, the grounding of connection point 32, by affecting the conductive statuses of transistors Q5, Q4 and Q1, permits the first and second circuit points, 20 and 22, to be connected in electrical communication with each other and allows current to flow from the voltage source 10 to the load 12. It can be seen that a short circuit condition in load 12 can cause an overcurrent situation to arise in the portion of the circuit in FIG. 2A that comprises transistor Q1 and resistor R1. That condition could damage these components.
  • the rise in voltage potential at circuit point 50 also increases the voltage on line 60 and provides a clock input signal to counter U2.
  • the binary output connections of counter U2 provide signals representing each of 4 bits.
  • a signal is provided on line 64 and, when the count stored by counter U2 reaches a value of 8, a signal is provided on line 66.
  • the voltage on line 66 is connected to the input voltage V REG .
  • line 66 is connected to the supply voltage V REG circuit point 70 is maintained at a sufficiently high voltage potential to bias transistor Q3 in a conductive state continuously.
  • connection point 20 When power is initially introduced at connection point 20, the voltage at circuit point 80 is equal to V REG . Until the voltage at circuit point 82 rises sufficiently to place transistor Q6 in a conductive state, the voltage on line 86 will be generally equal to V REG and the counter U2 will be reset. When capacitor C3 is charged, transistor Q6 will become conductive and line 86 will be connected to ground potential. This pulse on line 86 causes the counter U2 to be reset and its stored count is cleared.
  • diode 100 is provided for the purpose of quickly discharging capacitor C5 when line 64 is changed from a high signal to a low signal. This rapid discharging of capacitor C5 occurs after the voltage on line 64 is set to a high signal and then reset to a low signal. This type of situation could occur as the counter U2 sequences the binary output from zero to eight.
  • Capacitor C4 and resistor R4 are provided in the circuit and connected to the line which connects the base of transistor Q3 to the collector of transistor Q2. Capacitor C4 is provided in the circuit for two reasons. First, it slows the response time sufficiently to permit capacitor C2 to completely discharge. In addition, it filters noise from circuit points 20 and 22 that could possibly exist on the line between connection point 40 and connection point 70.
  • FIGS. 2A, 2B and 2C it should be understood that the other components illustrated in the drawing, which are not described in detail above, are not directly related to the operation of the present invention although they are important to the normal operation of a sensor circuit.
  • Other components shown in FIGS. 2A, 2B and 2C are useful in a preferred embodiment of the present invention, but are not absolutely required in all embodiments.
  • the components shown in FIGS. 2A, 2B and 2C are described in Table I below.

Landscapes

  • Emergency Protection Circuit Devices (AREA)

Abstract

An overcurrent protection circuit is provided with a counter which permits a preselected number of reinitiations of current following the detection of an overcurrent condition. Each stoppage of current in response to the detection of an overcurrent condition is followed by a predetermined time delay and a subsequent reinitiation of current. After the predetermined number of reinitiations, current is permanently stopped from flowing between first and second circuit points until a manual reset occurs.

Description

BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates generally to short circuit or overload protection circuits and, more particularly, to a circuit of this type which disconnects an electrical load from a circuit and then reconnects the load with this procedure being repeated a predetermined number of times in an attempt to maintain electrical connection between the circuit and the load unless a true short circuit or overload situation exists.
2. Description of the Prior Art
Many different types of sensors are used in a manner in which they connect or disconnect a load from a source of voltage in response to a sensed condition. As an example, a photoelectric detector can be connected in series between a voltage source and an actuator so that the circuit is completed and the actuator is energized or deenergized when the photoelectric sensor detects a predetermined condition. Other types of sensors, such as a proximity detector, can be used in a similar manner.
A serious problem can occur when sensors are used in the manner described above. When the circuitry within the sensor causes the electrical load to be connected in series with the voltage source, the current flowing between the voltage source and the load passes through a portion of the sensor's interface circuitry. If a short circuit condition exists external to the sensor, such as in the external load, excessive currents can flow through portions of the sensor interface circuitry. This excessive current can damage or possibly destroy components within the sensor.
For these reasons, it is well known that an overcurrent detection circuit should be included as part of the sensor circuitry. Many different concepts are known to those skilled in the art for detecting an excessive current and for reacting to that high current. When an excessive current is detected passing through a portion of the sensor circuit, two reactions are generally known to those skilled in the art. First, the overload protection circuitry can immediately disconnect the load from the voltage source and require a manual reset operation before operation of the load can continue. Alternatively, some overload protection circuits temporarily disconnect the load from the voltage source and, after a predetermined period of time, reconnect the load to the source of electrical power. The overload protection circuit disconnects the load from the voltage source a second time. This procedure is continued until the overload condition is corrected or the power is manually turned off. Both alternatives can be disadvantageous, depending on the circumstances of the overcurrent condition. Both of these alternative schemes which are known to those skilled in the art can result in disadvantageous circumstances. For example, if the circuit is designed to immediately disconnect the load from the voltage source upon the first occurrence of an apparent overload condition, the circuit may react to a spurious and essentially harmless short duration current pulse, such as a noise transient, that triggers its operation. If a single overcurrent condition is sufficient to disconnect the load from the source, this type of occurrence would result in the necessity of a manual reset. In many circumstances, the inefficiency and lost time caused by this type of requirement for a manual reset is unacceptable. The alternative arrangement, which reinitiates current following each interruption when the circuit disconnects the load from the voltage source, can create severe damage to the circuit if the cause of the overload condition is a true short circuit of a permanent nature. By continually reinitiating the flow of current through the circuit, the overload protection circuit will place the affected components under repeated stress due to the magnitude of the current and this could eventually result in severe degradation or destruction of the affected circuit components. Therefore, it can be seen that both of the options described above can be disadvantageous in certain circumstances. The first option of immediately disconnecting the load upon the first occurrence of an overcurrent condition is not well suited to circumstances where short duration spurious current pulses can occur and the second option is not well suited in conditions where a true permanent overload condition exists.
U.S. Pat. No. 4,795,980, which issued to Schmitt on Jan. 3, 1989, discloses a device for monitoring short circuits and overloads in electronic proximity switches. The device described in this patent comprises a testing circuit which includes a current pickup which measures the current in the output circuit of a respective proximity switch which controls the output current flow by switching off or limiting the output current flow. The device also includes a circuit which provides a testing cycle for the current measurement with first and second delay times which control the output current during a short circuit or overload and a waiting time, substantially longer than the first delay time, between the start of two successive delay times. The length of the first delay time is chosen with respect to the time constant of the respective transmission line to be connected.
For the reasons described above, it would be significantly beneficial if an overload protection circuit was available which avoided the disadvantage of both of the procedures presently known to those skilled in the art.
SUMMARY OF THE INVENTION
In a preferred embodiment of the present invention, a circuit comprises a means for comparing a magnitude of a current to a predetermined value, wherein the monitored current flows between a first circuit point and a second circuit point. In addition, the circuit of the present invention comprises a means for stopping the current from flowing between the first and second circuit points in response to the current exceeding the predetermined value. The circuit comprises a means for reinitiating the current flow between the first and second circuit points upon the lapse of a predetermined period of time after the current is stopped by the stopping means. A means for counting the number of times that the current exceeds the predetermined value is also provided in addition to a means for preventing the reinitiation of the current after the current exceeds the predetermined value a predetermined number of times.
BRIEF DESCRIPTION OF THE DRAWINGS
The present invention will be more fully understood from a reading of the Description of the Preferred Embodiment in conjunction with the drawings, in which:
FIG. 1 illustrates a schematic representation of the relationship between the present invention and an electrical load; and
FIGS. 2A, 2B and 2C illustrate a detailed electrical schematic of a circuit in a preferred embodiment of the present invention.
DESCRIPTION OF THE PREFERRED EMBODIMENT
Throughout the Description of the Preferred Embodiment, like components will be identified by like reference numerals.
FIG. 1 is a schematic representation of a voltage source 10 that is connectable in electrical communication with an electrical load 12. A circuit 14 is connected between the voltage source 10 and the load 12 and is capable of selectively connecting or disconnecting the load from the voltage source. The circuit 14 is associated with a sensor 16. When the sensor 16 detects a predefined stimulus, such as the presence or absence of an object in its sensing range, the circuit 14 either connects or disconnects the load 12 from the voltage source 10. Between the circuit 14 and the sensor 16, a DC input line 30 and a signal input line 32 are provided. Line 33 is a ground connection. The circuit 14 is connected to the voltage source 10 by a DC input line 20. The load 12 is connected to the circuit 14 by a sourcing output line 22. Line 23 represents a ground line.
With continued reference to FIG. 1, it can be seen that a short circuit condition in the load 12 can cause an overcurrent situation to occur on lines 20 and 22 and in a portion of the circuit 14.
FIGS. 2A, 2B and 2C illustrate a schematic circuit that is used in a particularly preferred embodiment of the present invention. With reference to the figures it can be seen that the connection points, 20, 22, 23, 30, 32 and 33, are shown in both figures for purposes of facilitating the following description of the preferred embodiment of the present invention. With reference to FIG. 2A, connection point 20 is connectable to a voltage source 10 for the provision of power to the circuit. When the circuit shown in FIG. 2A is connected to a voltage source and a load, as illustrated in FIG. 1, a supply voltage Vcc is provided between connection points 20 and 23. Through the operation of the regulator portion of the circuit in FIG. 2, a voltage VREG is provided for the operation of the circuit. In the following description, all voltages will be described in reference to electrical ground. Connection point 30 permits the sensor 16 to be connected to the circuit shown in FIG. 2C. Connection point 22 is connectable to the load 12 in order to dispose the circuit in FIGS. 2A, 2B and 2C electrically in series between the voltage source and the load. In the following Description of the Preferred Embodiment, connection point 20 is referred to as a first circuit point and connection point 22 is referred to as a second circuit point.
Connection point 32 provides a means by which the sensor 16 can communicate its condition to the circuit shown in FIGS. 2A, 2B and 2C and determine the connection status between the first and second circuit points, 20 and 22. For example, the sensor 16 can alternatively connect connection point 32 to ground or maintain it at a voltage potential above ground. These two conditions represent the two signals that can be provided by the sensor 16. When the sensor 16 connects connection point 32 to ground, PNP transistor Q5 becomes conductive and conducts a current through resistors R9 and R17 to the output of timer U1 if that output is at a voltage potential which is sufficiently below that of the supply voltage VREG. The flow of current through resistors R9 and R17 turn on the NPN transistor Q4 which, in turn, turns on PNP transistor Q1. When transistor Q1 is conductive, a current flows between the first circuit point 20 and the second circuit point 22 through resistor R1 and transistor Q1. Therefore, the grounding of connection point 32, by affecting the conductive statuses of transistors Q5, Q4 and Q1, permits the first and second circuit points, 20 and 22, to be connected in electrical communication with each other and allows current to flow from the voltage source 10 to the load 12. It can be seen that a short circuit condition in load 12 can cause an overcurrent situation to arise in the portion of the circuit in FIG. 2A that comprises transistor Q1 and resistor R1. That condition could damage these components.
When a current flows from the first circuit point 20 to the second circuit point 22, a voltage drop exists across resistor R1. This creates a slight voltage differential between circuit point 40 and circuit point 42. When the current flowing through resistor R1 is less than the potential VBE necessary to cause transistor Q2 to conduct a current, transistor Q2 remains nonconductive and the first and second circuit points, 20 and 22, remain connected in electrical communication with each other. However, if the current flowing through resistor R1 exceeds a predetermined limit, the voltage potential VBE between circuit points 40 and 42 exceed that which is necessary to cause transistor Q2 to conduct a current. When that current limit is exceeded, which indicates that an overload condition has occurred somewhere in the circuit comprising load 12 and voltage source 10, the conduction of transistor Q2 through transistor Q2 and to the base of the NPN transistor Q3 is permitted. When transistor Q3 is conductive, the voltage at circuit point 44 drops to a voltage potential near ground and the trigger input of timer U1, at line 46, is reduced in voltage magnitude. When the voltage on line 46 drops to below approximately one third of the input voltage VREG, the voltage output from timer U1 is connected to its voltage supply and the voltage at circuit point 50 rises to VREG. This increase in voltage at circuit point 50 prevents a flow of current from the emitter of transistor Q4 and stops its conduction of current. This, in turn, stops conduction from the base of transistor Q1 and prevents the flow of current through resistor R1 and transistor Q1. In effect, the output voltage from timer U1 stops the current flow between the first and second circuit points, 20 and 22, in response to an overcurrent flowing through resistor R1. When this occurs, the discharge connection DISCH of timer U1 is effectively connected to a high impedance and the current flowing from the first circuit point 20, through resistors R19 and R8, charges capacitor C2. When the voltage at capacitor C2 rises to a value that is approximately two thirds of VREG, the output of timer U1 decreases in voltage potential. Simultaneously, the discharge connection DISCH of timer U1 is effectively grounded and this discharges capacitor C2 As a result, current is again permitted to flow from transistor Q4 through resistor R10 to the output of timer U1 and to ground. When this occurs, the base of transistor Q1 again conducts current and the first and second circuit points, 20 and 22, are reconnected in electrical communication with each other. Therefore, it can be seen that the combination of resistors R19 and R8 and capacitor C2 provides a time delay between the time that the current between circuit points 20 and 22 is stopped by transistor Q1 and the time when current is again reinitiated by the decrease in voltage potential at the output of timer U1.
With continued reference to FIG. 2A, the rise in voltage potential at circuit point 50 also increases the voltage on line 60 and provides a clock input signal to counter U2. As can be seen, the binary output connections of counter U2 provide signals representing each of 4 bits. When the binary count reaches a magnitude of 4, a signal is provided on line 64 and, when the count stored by counter U2 reaches a value of 8, a signal is provided on line 66. When the count stored by counter U2 reaches the value of 8, the voltage on line 66 is connected to the input voltage VREG. When line 66 is connected to the supply voltage VREG circuit point 70 is maintained at a sufficiently high voltage potential to bias transistor Q3 in a conductive state continuously. This, in turn, connects circuit point 44 to ground and maintains line 46 at a low voltage potential. Therefore, the timer U1 is forced to maintain its output at a voltage potential generally equal to the input voltage VREG and further conduction of current through transistor Q1 is prevented. The result of this operation is that eight consecutive fault conditions can be sensed and the current can be reinitiated following the stoppage of current after each of the first seven sensing events of an overcurrent condition. However, upon the occurrence of the eighth overcurrent sensing incident, the circuit is placed in a permanent nonconducting mode until a manual reset occurs. It should be understood that the choice of eight over current sensing incidents is arbitrary and not limiting to the scope of the present invention. Instead, any other number could have been selected for these purposes.
When power is initially introduced at connection point 20, the voltage at circuit point 80 is equal to VREG. Until the voltage at circuit point 82 rises sufficiently to place transistor Q6 in a conductive state, the voltage on line 86 will be generally equal to VREG and the counter U2 will be reset. When capacitor C3 is charged, transistor Q6 will become conductive and line 86 will be connected to ground potential. This pulse on line 86 causes the counter U2 to be reset and its stored count is cleared.
It is recognized that spurious transient overvoltage conditions may cause the current flowing through resistor R1 to rise above the magnitude necessary to place transistor Q2 in a conductive state. If these sporadic voltage variations occur over a long period of time, it is not desirable that their accumulation cause the circuit in FIGS. 2A, 2B and 2C to be permanently disabled, as described above, when the count eventually reaches eight and an output signal on line 66 results. In order to prevent the sporadic voltage excursions from causing this type of inadvertent circuit shutdown, the output from counter U2 on line 64 is used to cause a reset condition of the counter U2 if the occurrence of the output signal on line 64 is not quickly followed by an output signal on line 66. In other words, if four overcurrent conditions occur and an additional four conditions do not follow within a preselected period of time, it is desirable that the counter U2 be reset. In order to accomplish this, a field effect transistor Q7 is provided and resistor R16 is connected with capacitor C5 at the gate of FET Q7. When the output signal on line 64 goes high to indicate the occurrence of a fourth overcurrent condition at resistor R1, capacitor C5 begins to charge. Until capacitor C5 is charged, the voltage at the gate of FET Q7 will not be sufficient to cause the counter U2 to be reset. If the eighth overcurrent condition occurs before capacitor C5 is sufficiently charged, the circuit in FIGS. 2A, 2B and 2C will operate as described above and the base of transistor Q3 will be permanently provided with a high input voltage to prevent any reinitiations through transistor Q1. If, on the other hand, capacitor C5 is permitted to be completely charged, FET Q7 will conduct a current and that conduction of current will turn off transistor Q6. When transistor Q6 is turned off, the voltage potential on line 86 will rise and the counter U2 will be reset in response to capacitor C3 being discharged by the flow of current through FET Q7. The subsequent nonconducting condition of transistor Q6 is caused by this drop in voltage at circuit point 82. With continued reference to FIG. 2C, diode 100 is provided for the purpose of quickly discharging capacitor C5 when line 64 is changed from a high signal to a low signal. This rapid discharging of capacitor C5 occurs after the voltage on line 64 is set to a high signal and then reset to a low signal. This type of situation could occur as the counter U2 sequences the binary output from zero to eight.
Capacitor C4 and resistor R4 are provided in the circuit and connected to the line which connects the base of transistor Q3 to the collector of transistor Q2. Capacitor C4 is provided in the circuit for two reasons. First, it slows the response time sufficiently to permit capacitor C2 to completely discharge. In addition, it filters noise from circuit points 20 and 22 that could possibly exist on the line between connection point 40 and connection point 70.
With continued reference to FIGS. 2A, 2B and 2C it should be understood that the other components illustrated in the drawing, which are not described in detail above, are not directly related to the operation of the present invention although they are important to the normal operation of a sensor circuit. Other components shown in FIGS. 2A, 2B and 2C are useful in a preferred embodiment of the present invention, but are not absolutely required in all embodiments. The components shown in FIGS. 2A, 2B and 2C are described in Table I below.
              TABLE I                                                     
______________________________________                                    
Reference      Type or Value                                              
______________________________________                                    
C1             0.01μ farad                                             
C2             0.10μ farad                                             
C3             0.01μ farad                                             
C4             820 picofarad                                              
C5             10.0μ farad                                             
C6             22μ farad                                               
CR1            MMBD914T1 (Motorola)                                       
Q1             BCX52 (Philips)                                            
Q2             MMBT2907 (Motorola)                                        
Q3             MMBT2222AT2 (Motorola)                                     
Q4             MMBT2222A (Motorola)                                       
Q5             MMBT2907 (Motorola)                                        
Q6             MMBT2222A (Motorola)                                       
Q7             MMBF170 (Motorola)                                         
Q8             MP5W51A (Motorola)                                         
R1             1.5Ω                                                 
R2             100KΩ                                                
R3             39KΩ                                                 
R4             12KΩ                                                 
R5             10KΩ                                                 
R6             10KΩ                                                 
R7             56KΩ                                                 
R8             1.6MΩ                                                
R9             1.8KΩ                                                
R10            470Ω                                                 
R11            100KΩ                                                
R12            100KΩ                                                
R13            10KΩ                                                 
R14            10KΩ                                                 
R15            56Ω                                                  
R16            5.76MΩ                                               
R17            56KΩ                                                 
R18            4.7KΩ                                                
R19            1.6MΩ                                                
VR1            1N4753A                                                    
VR2            1N4753A                                                    
VR3            SZ2133 (Motorola)                                          
U1             TLC555 (Texas Instruments)                                 
U2             4518 (Motorola)                                            
______________________________________                                    
Although the present invention has been described in significant detail and illustrated to show a particularly preferred embodiment of the present invention, it should be understood that alternative embodiments are also within the scope of the present invention.

Claims (8)

The embodiments of the invention in which an exclusive property or right is claimed are defined as follows:
1. A circuit, comprising:
means for comparing a magnitude of a current to a predetermined value, said current flowing between a first circuit point and a second circuit point;
means for interrupting said current from flowing between said first circuit point and said second circuit point in response to said current exceeding said predetermined value;
means for reinitiating said current flow upon the lapse of a predetermined period of time after said current is stopped by said interrupting means;
means for counting the number of times that said current exceeds said predetermined value;
means for preventing a reinitiation of said current after said current exceeds said predetermined value a preselected number of times, said counting means comprising a first means for providing a first output signal when said number of times that said current exceeds said predetermined value equals a first count, said counting means comprising a second means for providing a second output signal when said number of times that said current exceeds said predetermined value equals a second count, said preventing means being activated in response to said second output signal of said counting means; and
means for resetting said counter when said first output exists for a predetermined period of time, said interrupting means comprising a first semiconductive component and a timer, said timer having an output connected in electrical communication with a second semiconductive component, said second semiconductive component being connected in electrical communication with said reinitiating means.
2. The circuit of claim 1, wherein:
said comparing means comprises a resistor connected serially between said first and second circuit points.
3. The circuit of claim 1, wherein:
said reinitiating means comprises a timer.
4. The circuit of claim 1, further comprising:
means for resetting said counter when said circuit is initially provided with power.
5. An electrical circuit, comprising:
first and second circuit points, said first and second circuit points being connectable and disconnectable in electrical communication with each other;
means connected in electrical communication between said first and second circuit points, for monitoring a current flowing between said first and second circuit points;
means connected in electrical communication with said monitoring means, for comparing said current to a preselected current magnitude;
means connected in electrical communication with said comparing means for disconnecting said first and second circuit points from electrical communication with each other for a preselected period of time when said current exceeds said preselected current magnitude;
a counter connected in electrical communication with said disconnecting means;
means, connected in electrical communication with said disconnecting means, for incrementing a count stored in said counter upon each occurrence when said disconnecting means disconnects said first and second circuit points from electrical communication with each other;
means, connected in electrical communication with said disconnecting means, for connecting said first and second circuit points in electrical communication with each other following an expiration of said preselected period of time;
means, connected in electrical communication with said connecting means, for preventing said connecting means from connecting said first and second circuit points in electrical communication with each other when said count stored in said counter equals a first magnitude; and
means for resetting said counter when said count doesn't equal said first preselected magnitude within a preselected time period, said disconnecting means comprising a first semiconductive component and a timer, said timer having an output connected in electrical communication with a second semiconductive component, said second semiconductive component being connected in electrical communication with said connecting means.
6. The circuit of claim 5, wherein:
said first and second circuit points are connectable between a voltage source and an electrical load.
7. The circuit of claim 5, wherein:
said monitoring means comprises a resistor connected between said first and second circuit points.
8. The circuit of claim 5, further comprising:
means for resetting said counter upon an initial provision of power to said circuit.
US08/098,484 1993-07-27 1993-07-27 Short circuit and overload protection circuit which allows a predetermined number of reconnection attempts Expired - Lifetime US5400206A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US08/098,484 US5400206A (en) 1993-07-27 1993-07-27 Short circuit and overload protection circuit which allows a predetermined number of reconnection attempts

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US08/098,484 US5400206A (en) 1993-07-27 1993-07-27 Short circuit and overload protection circuit which allows a predetermined number of reconnection attempts

Publications (1)

Publication Number Publication Date
US5400206A true US5400206A (en) 1995-03-21

Family

ID=22269490

Family Applications (1)

Application Number Title Priority Date Filing Date
US08/098,484 Expired - Lifetime US5400206A (en) 1993-07-27 1993-07-27 Short circuit and overload protection circuit which allows a predetermined number of reconnection attempts

Country Status (1)

Country Link
US (1) US5400206A (en)

Cited By (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0744807A1 (en) * 1995-05-25 1996-11-27 PAPST-MOTOREN GmbH & Co. KG DC motor current limiting method and DC motor for implementing this method
US5943203A (en) * 1997-09-12 1999-08-24 Linfinity Microelectronics Inc. Electronic circuit breaker
EP1176685A1 (en) * 2000-07-24 2002-01-30 Yazaki Corporation Semiconductor switching device with a multi-source power FET having a sense current path allowing a predetermined number of reconnection attemps before shutdown
US20030112573A1 (en) * 2001-12-13 2003-06-19 Daniel Perez Method and apparatus for preventing overload in a circuit
US20040085110A1 (en) * 2001-03-21 2004-05-06 Gunton Bruce Stanley Control arrangement
GB2402005A (en) * 2001-12-03 2004-11-24 Murata Manufacturing Co Switching power supply
US20050073786A1 (en) * 2001-11-08 2005-04-07 Turnbull Robert R. Mirror element drive circuit with fault protection
US20070207681A1 (en) * 2005-04-08 2007-09-06 Atrua Technologies, Inc. System for and method of protecting an integrated circuit from over currents
US20080239604A1 (en) * 2007-03-30 2008-10-02 Hamilton Sundstrand Corporation Surge protected power supply
US7626797B2 (en) 2006-07-24 2009-12-01 Hamilton Sundstrand Corporation Solid state power controller with lightning protection
US20100328828A1 (en) * 2009-06-26 2010-12-30 Jian Xu System and method for protecting a circuit
CN102231934A (en) * 2010-01-21 2011-11-02 北京为华新光电子有限公司 Circuit protection method
US8139333B2 (en) 2008-04-09 2012-03-20 Kabushiki Kaisha Tokai Rika Denki Seisakusho Short circuit protection circuit
US20120075764A1 (en) * 2010-09-28 2012-03-29 Panasonic Liquid Crystal Display Co., Ltd. Display device
WO2012130328A1 (en) * 2011-04-01 2012-10-04 Telefonaktiebolaget L M Ericsson (Publ) A switch mode current limiter
EP2545626A1 (en) * 2010-03-09 2013-01-16 Telefonaktiebolaget LM Ericsson (publ) Surge protection
CN104417456A (en) * 2013-08-20 2015-03-18 株式会社万都 method and apparatus for restoring mechanical relay from stuck fault to normal condition
US20220271523A1 (en) * 2021-02-11 2022-08-25 Duke Energy Corporation Recloser lockout methods and related devices

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3801872A (en) * 1973-02-27 1974-04-02 Ite Imperial Corp Multi-shot reclosing relay having means for remembering trip and reclosure status in the event of loss of power
US4241372A (en) * 1979-03-01 1980-12-23 Entron, Inc. Power supply protective circuit
US4316230A (en) * 1979-10-09 1982-02-16 Eaton Corporation Minimum size, integral, A.C. overload current sensing, remote power controller with reset lockout
US4454556A (en) * 1982-09-30 1984-06-12 General Electric Company Timing controller for a recloser relay
US4709292A (en) * 1983-12-23 1987-11-24 Matsushita Electric Industrial Co., Ltd. Trouble detector apparatus for an air-conditioner including a counter and a timer
US4795980A (en) * 1984-12-21 1989-01-03 Siemens Aktiengesellschaft Device for monitoring short circuits and overloads in electronic proximity switches

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3801872A (en) * 1973-02-27 1974-04-02 Ite Imperial Corp Multi-shot reclosing relay having means for remembering trip and reclosure status in the event of loss of power
US4241372A (en) * 1979-03-01 1980-12-23 Entron, Inc. Power supply protective circuit
US4316230A (en) * 1979-10-09 1982-02-16 Eaton Corporation Minimum size, integral, A.C. overload current sensing, remote power controller with reset lockout
US4454556A (en) * 1982-09-30 1984-06-12 General Electric Company Timing controller for a recloser relay
US4709292A (en) * 1983-12-23 1987-11-24 Matsushita Electric Industrial Co., Ltd. Trouble detector apparatus for an air-conditioner including a counter and a timer
US4795980A (en) * 1984-12-21 1989-01-03 Siemens Aktiengesellschaft Device for monitoring short circuits and overloads in electronic proximity switches

Cited By (33)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5847523A (en) * 1995-05-25 1998-12-08 Papst-Motoren Gmbh & Co. Kg Method of limiting current in a DC motor and DC motor system for implementing said method
EP0744807A1 (en) * 1995-05-25 1996-11-27 PAPST-MOTOREN GmbH & Co. KG DC motor current limiting method and DC motor for implementing this method
US5943203A (en) * 1997-09-12 1999-08-24 Linfinity Microelectronics Inc. Electronic circuit breaker
EP1176685A1 (en) * 2000-07-24 2002-01-30 Yazaki Corporation Semiconductor switching device with a multi-source power FET having a sense current path allowing a predetermined number of reconnection attemps before shutdown
US20020012216A1 (en) * 2000-07-24 2002-01-31 Yazaki Corporation Semiconductor switching device with function for vibrating current, thereby shutting down over-current
KR100423103B1 (en) * 2000-07-24 2004-03-16 야자키 소교 가부시키가이샤 Semiconductor switching device with function for vibrating current, thereby shutting down over-current
US6831821B2 (en) * 2000-07-24 2004-12-14 Yazaki Corporation Semiconductor switching device with function for vibrating current, thereby shutting down over-current
US20040085110A1 (en) * 2001-03-21 2004-05-06 Gunton Bruce Stanley Control arrangement
US7333308B2 (en) * 2001-03-23 2008-02-19 Bruce Stanley Gunton Control arrangement
US20050073786A1 (en) * 2001-11-08 2005-04-07 Turnbull Robert R. Mirror element drive circuit with fault protection
GB2402005A (en) * 2001-12-03 2004-11-24 Murata Manufacturing Co Switching power supply
GB2402005B (en) * 2001-12-03 2005-03-09 Murata Manufacturing Co Switching power supply unit
US20030112573A1 (en) * 2001-12-13 2003-06-19 Daniel Perez Method and apparatus for preventing overload in a circuit
JP2008516571A (en) * 2004-09-13 2008-05-15 ジェンテックス コーポレイション Mirror element drive circuit with fault protection
US20070207681A1 (en) * 2005-04-08 2007-09-06 Atrua Technologies, Inc. System for and method of protecting an integrated circuit from over currents
US8231056B2 (en) * 2005-04-08 2012-07-31 Authentec, Inc. System for and method of protecting an integrated circuit from over currents
US7626797B2 (en) 2006-07-24 2009-12-01 Hamilton Sundstrand Corporation Solid state power controller with lightning protection
US7869176B2 (en) 2007-03-30 2011-01-11 Hamilton Sundstrand Corporation Surge protected power supply
US20080239604A1 (en) * 2007-03-30 2008-10-02 Hamilton Sundstrand Corporation Surge protected power supply
US8139333B2 (en) 2008-04-09 2012-03-20 Kabushiki Kaisha Tokai Rika Denki Seisakusho Short circuit protection circuit
CN101557091B (en) * 2008-04-09 2012-08-22 株式会社东海理化电机制作所 Short circuit protection circuit and method used for protecting damage of relay drive circuit
US20100328828A1 (en) * 2009-06-26 2010-12-30 Jian Xu System and method for protecting a circuit
CN102231934A (en) * 2010-01-21 2011-11-02 北京为华新光电子有限公司 Circuit protection method
EP2545626A1 (en) * 2010-03-09 2013-01-16 Telefonaktiebolaget LM Ericsson (publ) Surge protection
EP2545626A4 (en) * 2010-03-09 2014-07-30 Ericsson Telefon Ab L M Surge protection
US20120075764A1 (en) * 2010-09-28 2012-03-29 Panasonic Liquid Crystal Display Co., Ltd. Display device
US8749937B2 (en) * 2010-09-28 2014-06-10 Japan Display Inc. Display device
WO2012130328A1 (en) * 2011-04-01 2012-10-04 Telefonaktiebolaget L M Ericsson (Publ) A switch mode current limiter
US9373951B2 (en) 2011-04-01 2016-06-21 Telefonaktiebolaget Lm Ericsson (Publ) Switch mode current limiter
CN104417456A (en) * 2013-08-20 2015-03-18 株式会社万都 method and apparatus for restoring mechanical relay from stuck fault to normal condition
CN104417456B (en) * 2013-08-20 2017-08-11 株式会社万都 The method and apparatus for making mechanical relay revert to normal condition from persistent fault
US20220271523A1 (en) * 2021-02-11 2022-08-25 Duke Energy Corporation Recloser lockout methods and related devices
US11784483B2 (en) * 2021-02-11 2023-10-10 Duke Energy Corporation Recloser lockout methods and related devices

Similar Documents

Publication Publication Date Title
US5400206A (en) Short circuit and overload protection circuit which allows a predetermined number of reconnection attempts
US4771357A (en) Power driver having short circuit protection
KR960014224B1 (en) Protection arrangement for a telephone subscriber line interface circuit
US4439806A (en) Short-circuit protection device for a DC control element
US5914545A (en) Switching device with power FET and short-circuit detection
US3961319A (en) Ground circuit monitor
US5166854A (en) Externally discernible power supply abnormality detection system
US8213143B2 (en) Circuit arrangement for the protection of electronic components or assemblies
US5357395A (en) Undervoltage protection circuit, system and method of operating same
US4481553A (en) Protection circuit
EP0528668B1 (en) Semiconductor protection against high energy transients
US6172864B1 (en) Protection against overvoltages of an interface of telephone lines
US4605981A (en) Industrial or domestic overvoltage protective device
USRE33941E (en) Power driver having short circuit protection
US5208718A (en) Protection circuit
US5568342A (en) Apparatus and method for protecting an amplifier circuit
EP0091203A1 (en) Overload protection device
US5745327A (en) Device for preventing surge noise in connecting computers and peripherals thereof
US6014299A (en) Device and method for protecting a CPU from being damaged by an overrating voltage or overrating current
JP2886339B2 (en) Device to protect DC distribution bus during power supply
EP0472797B1 (en) Overload protection circuit
JP3147808B2 (en) Error detection circuit
JPH01220915A (en) Output short-circuit protection circuit for transistor
KR950005938B1 (en) Protective circuit
US4718114A (en) AC overload protective circuit

Legal Events

Date Code Title Description
AS Assignment

Owner name: HONEYWELL INC.

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:BARNES, KENNETH F.;YEE, JIMMY;REEL/FRAME:006644/0496

Effective date: 19930726

STPP Information on status: patent application and granting procedure in general

Free format text: APPLICATION UNDERGOING PREEXAM PROCESSING

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

FPAY Fee payment

Year of fee payment: 12