US5373186A - Bipolar transistor with monoatomic base layer between emitter and collector layers - Google Patents

Bipolar transistor with monoatomic base layer between emitter and collector layers Download PDF

Info

Publication number
US5373186A
US5373186A US08/236,726 US23672694A US5373186A US 5373186 A US5373186 A US 5373186A US 23672694 A US23672694 A US 23672694A US 5373186 A US5373186 A US 5373186A
Authority
US
United States
Prior art keywords
layer
layers
dirac
monoatomic
doping
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
US08/236,726
Inventor
Erdmann Schubert
Klaus Ploog
Albrecht Fischer
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Max Planck Gesellschaft zur Foerderung der Wissenschaften eV
Original Assignee
Max Planck Gesellschaft zur Foerderung der Wissenschaften eV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US06/798,053 external-priority patent/US4882609A/en
Priority claimed from US07/722,589 external-priority patent/US5216260A/en
Application filed by Max Planck Gesellschaft zur Foerderung der Wissenschaften eV filed Critical Max Planck Gesellschaft zur Foerderung der Wissenschaften eV
Priority to US08/236,726 priority Critical patent/US5373186A/en
Application granted granted Critical
Publication of US5373186A publication Critical patent/US5373186A/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/02—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
    • H01L33/04—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a quantum effect structure or superlattice, e.g. tunnel junction
    • H01L33/06—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a quantum effect structure or superlattice, e.g. tunnel junction within the light emitting region, e.g. quantum confinement structure or tunnel barrier
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B82—NANOTECHNOLOGY
    • B82Y—SPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
    • B82Y20/00—Nanooptics, e.g. quantum optics or photonic crystals
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/15—Structures with periodic or quasi periodic potential variation, e.g. multiple quantum wells, superlattices
    • H01L29/151—Compositional structures
    • H01L29/152—Compositional structures with quantum effects only in vertical direction, i.e. layered structures with quantum effects solely resulting from vertical potential variation
    • H01L29/155—Comprising only semiconductor materials
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/15—Structures with periodic or quasi periodic potential variation, e.g. multiple quantum wells, superlattices
    • H01L29/157—Doping structures, e.g. doping superlattices, nipi superlattices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/36—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the concentration or distribution of impurities in the bulk material
    • H01L29/365—Planar doping, e.g. atomic-plane doping, delta-doping
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/70—Bipolar devices
    • H01L29/72—Transistor-type devices, i.e. able to continuously respond to applied control signals
    • H01L29/73—Bipolar junction transistors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/70—Bipolar devices
    • H01L29/72—Transistor-type devices, i.e. able to continuously respond to applied control signals
    • H01L29/73—Bipolar junction transistors
    • H01L29/732—Vertical transistors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/7725—Field effect transistors with delta-doped channel
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/778—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface
    • H01L29/7781—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface with inverted single heterostructure, i.e. with active layer formed on top of wide bandgap layer, e.g. IHEMT
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/778—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface
    • H01L29/7786—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface with direct single heterostructure, i.e. with wide bandgap layer formed on top of active layer, e.g. direct single heterostructure MIS-like HEMT
    • H01L29/7787—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface with direct single heterostructure, i.e. with wide bandgap layer formed on top of active layer, e.g. direct single heterostructure MIS-like HEMT with wide bandgap charge-carrier supplying layer, e.g. direct single heterostructure MODFET
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/86—Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
    • H01L29/861—Diodes
    • H01L29/864—Transit-time diodes, e.g. IMPATT, TRAPATT diodes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/0248—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies
    • H01L31/0352—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies characterised by their shape or by the shapes, relative sizes or disposition of the semiconductor regions
    • H01L31/035236—Superlattices; Multiple quantum well structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/08—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof in which radiation controls flow of current through the device, e.g. photoresistors
    • H01L31/10—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof in which radiation controls flow of current through the device, e.g. photoresistors characterised by potential barriers, e.g. phototransistors
    • H01L31/101—Devices sensitive to infrared, visible or ultraviolet radiation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01S—DEVICES USING THE PROCESS OF LIGHT AMPLIFICATION BY STIMULATED EMISSION OF RADIATION [LASER] TO AMPLIFY OR GENERATE LIGHT; DEVICES USING STIMULATED EMISSION OF ELECTROMAGNETIC RADIATION IN WAVE RANGES OTHER THAN OPTICAL
    • H01S5/00—Semiconductor lasers
    • H01S5/30—Structure or shape of the active region; Materials used for the active region
    • H01S5/305—Structure or shape of the active region; Materials used for the active region characterised by the doping materials used in the laser structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01S—DEVICES USING THE PROCESS OF LIGHT AMPLIFICATION BY STIMULATED EMISSION OF RADIATION [LASER] TO AMPLIFY OR GENERATE LIGHT; DEVICES USING STIMULATED EMISSION OF ELECTROMAGNETIC RADIATION IN WAVE RANGES OTHER THAN OPTICAL
    • H01S5/00—Semiconductor lasers
    • H01S5/30—Structure or shape of the active region; Materials used for the active region
    • H01S5/34—Structure or shape of the active region; Materials used for the active region comprising quantum well or superlattice structures, e.g. single quantum well [SQW] lasers, multiple quantum well [MQW] lasers or graded index separate confinement heterostructure [GRINSCH] lasers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01S—DEVICES USING THE PROCESS OF LIGHT AMPLIFICATION BY STIMULATED EMISSION OF RADIATION [LASER] TO AMPLIFY OR GENERATE LIGHT; DEVICES USING STIMULATED EMISSION OF ELECTROMAGNETIC RADIATION IN WAVE RANGES OTHER THAN OPTICAL
    • H01S5/00—Semiconductor lasers
    • H01S5/30—Structure or shape of the active region; Materials used for the active region
    • H01S5/305—Structure or shape of the active region; Materials used for the active region characterised by the doping materials used in the laser structure
    • H01S5/3054—Structure or shape of the active region; Materials used for the active region characterised by the doping materials used in the laser structure p-doping
    • H01S5/3059—Structure or shape of the active region; Materials used for the active region characterised by the doping materials used in the laser structure p-doping in II-VI materials
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01S—DEVICES USING THE PROCESS OF LIGHT AMPLIFICATION BY STIMULATED EMISSION OF RADIATION [LASER] TO AMPLIFY OR GENERATE LIGHT; DEVICES USING STIMULATED EMISSION OF ELECTROMAGNETIC RADIATION IN WAVE RANGES OTHER THAN OPTICAL
    • H01S5/00—Semiconductor lasers
    • H01S5/30—Structure or shape of the active region; Materials used for the active region
    • H01S5/34—Structure or shape of the active region; Materials used for the active region comprising quantum well or superlattice structures, e.g. single quantum well [SQW] lasers, multiple quantum well [MQW] lasers or graded index separate confinement heterostructure [GRINSCH] lasers
    • H01S5/3408—Structure or shape of the active region; Materials used for the active region comprising quantum well or superlattice structures, e.g. single quantum well [SQW] lasers, multiple quantum well [MQW] lasers or graded index separate confinement heterostructure [GRINSCH] lasers characterised by specially shaped wells, e.g. triangular
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02E—REDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
    • Y02E10/00—Energy generation through renewable energy sources
    • Y02E10/50—Photovoltaic [PV] energy
    • Y02E10/548—Amorphous silicon PV cells

Definitions

  • the present invention relates to improved semiconductor devices consisting of epitaxial material and has particular reference to improved field effect transistors, impatt diodes, bipolar transistors and injection diodes and lasers.
  • Field effect transistors are electronic amplifier components which have an electronically conductive channel which is located close to the surface of the material. Electrons are injected via the source electrode into the channel and are extracted from the channel via the drain electrode. A gate electrode is located between source and drain and makes it possible to deplete the electron channel or to enhance it with electrons by the application of a suitable potential.
  • the conductive electron channel can be manufactured in different ways with III-V compound semiconductors.
  • LPE liquid phase epitaxy
  • CVD gas phase epitaxy
  • MBE molecular beam epitaxy
  • Field effect transistors are also known in which the conductive channel is produced with the aid of diffusion of impurity atoms.
  • field effect transistors are known in which the electron channel is produced with the aid of ion implantation in highly resistive (GaAs) so that a buried channel is created.
  • Field effect transistors are also known which consist of two semiconductor materials with different band gaps, for example (GaAs) and (AlGaAs).
  • the material with the energetically higher conduction band (AlGaAs) is homoneously doped with electrons, the electrons do not however remain with their donors but transfer instead into the material with the lower band gap (GaAs) because free states of lower energy are present in this material.
  • the free electrons and spatially fixed donors are thus separated in space.
  • the charge transfer is known as the modulation doping effect.
  • These field effect transistors have the names HEMT, TEGFET or MODFET.
  • field effect transistors which function in accordance with the principal described immediately above but which make use of a semiconductor superlattice in place of the material with the larger band gap.
  • the superlattice is for example made of GaAs/AlGaAs or of GaAs/AlAs.
  • the lowest permitted electronic sub-bands should lie at energies substantially higher than the conduction band of the material with the low band gap (GaAs).
  • GaAs GaAs
  • AlGaAs/GaAs which is used as the alloy superlattice one only dopes the GaAs in order to suppress the undesired permanent photoconduction (PPC) which arises on doping AlGaAs.
  • PPC permanent photoconduction
  • the doping profiles can be described mathematically by analytical, non-singular functions.
  • the principal object underlying the present invention is to provide a variety of semiconductor devices, in particular field effect transistors, with decisively improved characteristics without unduly complicating the manufacture thereof.
  • a semiconductor device consisting of epitaxial material and characterised in that it includes at least one dirac-delta doped monoatomic layer of doping atoms, which can be donors or acceptors depending on the application.
  • the doping atoms are confined to a single layer which is just 1 atom thick.
  • Typical surface concentration of the donors (acceptors) in this monoatomic layer are 10 11 to 10 14 cm -2 . From these figures it will be seen that only some of the atomic positions in the monoatomic layer are occupied by doping atoms. Nevertheless, the invention makes it possible, surprisingly, to locally exceed the limit of the solubility of the doping element in the host crystal and this leads to a higher concentration of free carriers in the semiconductor material which has beneficial effects on the performance of the semiconductor device (the maximum concentration of free electrons in the semiconductor material is normally determined by the maximum solubility of the doping element in the host crystal).
  • the monoatomic layer of doping atoms is preferably provided, in accordance with the invention, by the use of molecular beam epitaxy.
  • the host crystal grows by vaporisation of the elements of the crystals from effusion cells, with the elements combining at the surface of the substrate that is being grown to form the semiconductor compound in epitaxial form.
  • the impurity growth mode only the doping element is vaporised and it is this that creates the (fraction of a) monoatomic layer of donor (acceptors) atoms.
  • the unintentional doping by residual impurities should be kept as low as possible. From the above it can be seen that the doping profile is described by the Dirac-delta function:
  • N D equals the doping concentration in three dimension
  • N 2D is the two-dimensional doping concentration
  • D 3 Dirac-delta-doping
  • the doping elements are spatially fixed within one atomic plane, the free carriers diffuse and their typical smearing length is the Debeye screening length l D .
  • the semiconductor device is a field effect transistor having source, drain and gate regions and the or each Dirac-delta doped monoatomic layer extends between said source and drain regions.
  • the epitaxial material is a homogeneous semiconductor material and only one Dirac-delta doped monoatomic layer is present, further monoatomic layers can however be added at spaced intervals, i.e. at different values of z, with layers of the homogenous semiconductor material interposed between successive D 3 monoatomic layers.
  • This basic embodiment which is relatively simple to manufacture, already possesses substantially improved characteristics when compared with known devices.
  • the transconductance is higher than for conventional field effect transistors because the transconductance is approximately proportional to the square root of the free electron concentration. Furthermore, the transconductance increases for small channel-gate distances.
  • the gate breakdown voltage is higher than is the case with homogeneously doped field effect transistors. In a homogeneously doped MESFET the maximum gate voltage is limited by the breakdown electric field below the gate and the field increases linearly in homogeneously doped layers. In the present case the field is however constant between the gate and the two-dimensional electron gas associated with the D 3 monoatomic layer (s) and this accounts for the higher gate breakdown voltage.
  • a further field effect transistor in accordance with the present invention is characterised in that the material has a heterostructure consisting of first and second layers of distinct semiconductor materials having different band gaps; in that said source and drain regions extend through one of said layers at least part-way into the other; and in that the or each Dirac-delta doped monoatomic layer is disposed in said material having the greater band gap.
  • the electrons do not remain with the donors but transfer instead into the material with lower band gap which results in the device being able to operate with high current densities.
  • a further development of the field effect transistor of the present invention is characterised in that said material has a superlattice structure consisting of alternating layers of first and second distinct semiconductor materials having different band gaps, in that said source and drain regions extend through several of said layers; and in that at least one Dirac-delta doped monoatomic layer is present in each of the alternating layers of the semiconductor material having the smaller band gap.
  • the lowest permitted sub-band energy should be substantially higher than the conduction band edge of the semiconductor with the lower band gap.
  • the potential wells of the superlattice are made so narrow that the energy of the lowest sub-band lies above the Fermi level.
  • the free electrons then form a two-dimensional electron gas in the semiconductor with the lower band gap as a result of charge carrier transfer.
  • the monoatomic layer doping of the potential wells makes it possible to achieve a higher electron concentration than would be possible with homogenous doping. Accordingly field effect transistors constructed in this way also have a greater transconductance.
  • the present invention also contemplates an improved form of impatt diode which comprises in sequence a first layer of highly doped n-type substrate, a second layer of highly doped n-type material, a third layer of intrinsic material, a fourth layer of n-type material and a fifth layer of highly doped p-type material, with the contacts being respectively connected to said fifth layer and to at least one of said first and second layers; a first Dirac-delta doped monoatomic layer of donors present between said second and third layers; and a second Dirac-delta doped monoatomic layer of acceptors present between said fourth and fifth layers.
  • An impatt diode of this kind exhibits extremely abrupt transitions and a high cut-off frequency.
  • the present invention is also directed to an improved semiconductor device in the form of a bipolar transistor wherein the bipolar transistor comprises in sequence a first layer of highly doped n-type substrate, a second layer of n-type material, a Dirac-delta doped monoatomic layer of acceptors, a third layer of highly doped n-type material, and a fourth layer of very highly doped n-type material with the collector contact being formed on at least one of said first and second layers, with the base contact being formed on said Dirac-delta doped monoatomic layer and with the emitter contact being formed on said third layer.
  • a bipolar transistor of this kind has an extremely small base width and a high cut-off frequency.
  • an injecton diode comprises in sequence a first layer of a highly doped n-type semiconducting substrate, a second layer of a highly doped n-type semiconducting material, a third layer of a distinct semiconducting material in intrinsic form and a fourth layer of a highly doped p-type version of the material of said second layer, wherein the first and second electrical connections are respectively made to said fourth layer and to at least one of said first and second layers, and wherein one or more pairs of Dirac-delta doped monoatomic layers are provided in said third intrinsic layer, the first Dirac-delta doped monoatomic layer of each pair comprising a monoatomic layer of donors and the second Dirac-delta doped monoatomic layer of each pair comprising a monoatomic layer of acceptors positioned parallel to and spaced apart from the first Dirac-delta doped layer of the pair on the side
  • the Dirac-delta-doping of this diode or laser structure forms V-shaped potential wells in which electrons and holes collect.
  • the permitted energy states of the electrons and holes are sub-band levels in the V-shaped potential wells. Radiative electron hole transitions take place between the sub-bands of the V-shaped potential wells.
  • a device of this kind has high efficiency (quantum efficiency) as a result of the immediate proximity of the n- and p-Dirac-delta doped layers.
  • the arrangement also makes possible the emission of light quanta with an energy which is smaller than the band gap of the host crystal.
  • the new current injection laser thus consists of a series of n and p-type Dirac-delta function-like doping peaks.
  • the conduction band edge and the valence band edge of the semiconductor are shaped like a sawtooth. Therefore, the structure is called a saw-tooth superlattice (STS).
  • the band gap energy of the STS-light emitting diode (LED) or of the STS-laser is smaller as compared to the intrinsic host material, typically pure, undoped GaAs.
  • the STS is characterised by a large overlap of electron and hole wave functions due to a quantum mechanical coupling of electrons in adjacent V-shaped quantum wells. Typical doping concentration of the STS device is
  • LED's light emitting diode devices
  • the sawtooth superlattice can be used in a light wave detecting device, for example a photoconductor.
  • a semiconductor device in the form of a semiconductor light wave detector, said device being characterised by a first layer of a highly doped n-type semiconducting substrate; by a second layer of a highly doped n-type semiconducting material, by a third layer of a distinct intrinsic semiconducting material and by a fourth layer of a highly doped n-type semiconducting material similar to said second layer, with first and second connections being provided to said fourth layer and to at least one of said first and second layers; the semiconductor device being further characterised by a plurality of pairs of Dirac-delta doped monoatomic layers provided in said third intrinsic layer, with the first Dirac-delta doped monoatomic layer of each pair comprising a monoatomic layer of donors and with the second Dirac-delta doped monoatomic layer of each pair comprising a monoatomic layer of acceptors positioned parallel to and spaced apart from the associated first Dirac-delta doped layer on the side thereof facing
  • the new photoconductor has a large gain-bandwidth product. Electrons are transported easily perpendicular to the layers due to their small effective mass m e and their comparatively high subband energy E o e .
  • Electrons therefore have a small transit time t t through the STS as compared to holes.
  • the recombination lifetime ⁇ of the STS can be chosen in a wide range by choosing an appropriate period length of the STS. Therefore, the ratio t t / ⁇ which determines the gain-bandwidth product of the detector can be selected in a wide range. High speed and high gain photodetectors can be made with the STS.
  • the STS can be applied in optically bistable devices.
  • an optically bistable semiconductor device which is characterised in that it comprises, in sequence, a first layer of an n-type semiconducting substrate which may be doped or undoped, a series of alternating n-type and p-type Dirac-delta doped monoatomic layers formed on said substrate with each Dirac-delta doped monoatomic layer being separated from the next adjacent Dirac-delta doped monoatomic layer by a layer of pure, undoped intrinsic semiconductor.
  • a device of this kind requires no electrical contacts and is particularly useful as an optical switch.
  • the device can be made so that it absorbs an incident light beam of low intensity and does not transmit this light beam.
  • the incident light beam is of high intensity above a certain threshold the device will transmit a beam of light.
  • the optical bistability of the STS is due to a band filling of electron and hole subbands. A reduction of the optical absorption at energies close to the STS energy gap results.
  • the recombination lifetime, which determines the optical threshold intensity at which band filling occurs can be selected by choosing an appropriate superlattice period length z p . If this period length is short then the recombination lifetime is short whereas if it is long the recombination lifetime is also long due to the resulting spatial separation of electrons and holes.
  • the preferred material is gallium arsenide.
  • the two distinct semiconductor materials preferably comprise gallium arsenide GaAs and aluminium gallium arsenide Al x Ga 1-x As with suitable dopants, such as silicon to produce n-type conductivity and phosphorus to produce p-type conductivity.
  • the present teaching is generally applicable to silicon and germanium semiconductors and to compound semiconductors, in particular to III-V, II-VI and III-VI compound semiconductors.
  • the doping concentration in the or each Dirac-delta doped monoatomic layer expediently lies in the range up to 10 14 cm -2 and preferably in the range 10 11 to 10 14 cm -2 .
  • FIG. 1 a schematic perspective view of a field effect transistor in accordance with the present invention
  • FIG. 1a a doping profile showing the position of the Dirac-delta doped layer in the field effect transistor of FIG. 1,
  • FIG. 1b a schematic band scheme illustrating the conductance and valence bands of a homogenous epitaxial semiconductor material used for the field effect transistor of FIG. 1 in the vicinity of the D 3 layer,
  • FIG. 1c an alternative doping profile to that shown in FIG. 1a showing the presence of three dirac-delta doped monoatomic layers in a homogenous epitaxial semiconductor material
  • FIG. 1d a band scheme for a modified version of the field effect transistor of FIG. 1 consisting of two distinct epitaxial semiconductor materials which meet at a boundary z B ,
  • FIG. 1e the doping profile for a field effect transistor with a hetero structure in accordance with FIG. 1d showing the position of the multiple Dirac-delta doped monoatomic layers relative to the boundary z B ,
  • FIG. 1f a band scheme for a further modified version of the field effect transistor of FIG. 1 having a superlattice structure consisting of alternate layers of different epitaxially grown semiconductor materials
  • FIG. 1g a doping profile illustrating the position of the Dirac-delta doped monoatomic layers relative to the band scheme of FIG. 1f,
  • FIG. 1h the same band scheme as in FIG. 1f,
  • FIG. 1i an alternative doping profile to that shown in FIG. 1g in which two Dirac-delta doped monoatomic layers are provided in respect of each alternate layer of the hetero structure leading to the band scheme of FIG. 1h,
  • FIG. 1j a modified band scheme similar to that of FIG. 1f in which alternate layers of the superlattice structure are made relatively narrow, with the structure exhibiting a doping profile for the Dirac-delta doped monoatomic layers in accordance with FIG. 1g,
  • FIG. 2 the gate characteristic for the Schottky gate of the field effect transistor of FIG. 1,
  • FIG. 3 a schematic perspective view of an impart diode in accordance with the present invention
  • FIG. 4 a schematic perspective view of a bipolar transistor in accordance with the present invention
  • FIG. 5 a schematic perspective view of an injection laser in accordance with the present invention
  • FIG. 5a the band scheme for the injection laser of FIG. 5.
  • FIG. 6 a schematic perspective view of a photoconductor in accordance with the present invention
  • FIG. 6a the band scheme for the photoconductor of FIG. 6,
  • FIG. 7 a schematic perspective view of an optically bistable device in accordance with the present invention.
  • FIG. 7a the band scheme for the optically bistable device of FIG. 7.
  • a field effect transistor 10 which in this case consists of an undoped epitaxial layer of gallium arsenide 11 which is grown on a semi-insulating substrate of gallium arsenide 12 by molecular beam epitaxy.
  • MBE apparatus molecular beam epitaxy apparatus
  • This impurity growth mode is used to grow a layer 13 which is just 1 atom thick.
  • This layer is conveniently referred to as a monoatomic layer.
  • the surface of the compound semiconductor gallium arsenide contains 1.25 ⁇ 10 15 atoms/cm 2 , that is 6.25 ⁇ 10 14 gallium atoms/cm 2 .
  • the two dimensional (2D) silicon concentration N 2D used for the layer 13 is smaller than 10 13 /cm 2 so that only a small fraction of the gallium sites of one monolayer are occupied by silicon atoms.
  • the MBE machine used for the growth of the layers is equipped with a 2 inch (5 cm) as azimuthally rotatable substrate holder and the growth region is completely surrounded by a liquid N 2 cryoshroud.
  • the residual impurity concentration of undoped layers is p-type and in the 10 14 cm -3 range.
  • the normal growth mode is re-adopted and a layer 14 of undoped gallium arsenide of 13 nm (300A) thickness is grown on top of the monoatomic layer 13. Because the monoatomic layer 13 is very thin the crystalline structure of the top layer 14 of gallium arsenide continues the crystalline structure of the layer 11.
  • the wafer grown in this way is then provided in the usual way with source 15, gate 16 and drain regions 17 to complete the structure of the field effect transistor.
  • the source and drain regions are an alloy of gold and germanium and the gate region is formed of pure aluminium and constructed as a Schottky gate. During the diffusion process the source and drain regions form highly conductive zones 18, 19 within the wafer and the monoatomic layer 13 extends into these two zones 18 and 19.
  • the monoatomic layer 13 represents an abrupt step change in the doping profile which is illustrated in the graph of FIG. 1A which shows the monoatomic layer at a distance z 0 in the z-direction below the surface of the field effect transistor. Because of the sharpness of the change in the doping profile it can be conveniently represented by the mathematical Dirac-delta function and is referred to throughout as a Dirac-delta doped layer.
  • the proximity of the D 3 layer to the surface is favourable for FET operation.
  • the distance of the Dirac-delta doped layer from the semiconductor surface is at most 1000 ⁇ .
  • the energy band diagram of a Dirac-delta doped epitaxial layer with a metal contact on top is shown in FIG. 1B and the associated doping profile for the D 3 layer at z 0 is illustrated immediately below it in FIG. 1C.
  • the electrons stay close to their parent ionised donor impurities and form a two-dimensional electron gas in the V-shaped potentional well. Size quantization takes place in the narrow potential well.
  • the electron de Broglie wavelength is matched to the width of the potential well and the sub-band energies can be calculated from the following expression: ##EQU1## where
  • n 2DEG equals the two dimensional electron hole gas concentration
  • m* equals the effective electron or hole mass
  • FIG. 1b also shows the position of the Fermi level and the barrier height q B at the metal semiconductor interface.
  • the gate region is constructed as a Schottky gate. This is done because a stable dielectric is not known which is able to insulate the gate metal from the semiconductor at room temperature. Because of the D 3 layer the field between the gate and the two-dimensional electron gas formed at the layer 13 is constant. This results in the breakdown voltage of the reversely biased Schottky diode being substantially larger than in a comparable MESFET.
  • FIG. 1c also shows two further D 3 layers placed at the levels z 1 and z 2 .
  • the effects of these layers are not however shown in the band scheme of FIG. 1B.
  • the use of multiple layers does however lead to increased current density and is thus of interest in the practical construction of FETs. If such multiple layers are used they should extend between the source and drain zones 18 and 19 respectively.
  • the semiconductor material is provided with a heterostructure rather than a homogenous structure.
  • the band scheme for such a heterostructure is shown in FIG. 1D (prior to modification by the D 3 layer (S) and ignoring the presence of metal contacts.
  • the heterostructure typically consists of a first layer 11 of Al x Ga 1-x As onto which there is then grown a further epitaxial layer of GaAs. The boundary between the two layers of the heterostructure occurs at z B as illustrated on the corresponding plot of the doping profile shown in FIG. 1e.
  • three D 3 layers are provided, each of which is identical with the layer 13 described in connection with FIG. 1.
  • the three layers are provided in the material with the highest band gap, i.e.
  • FIG. 1F The band scheme for such a superlattice structure (again before doping and ignoring any metal contacts) is shown in FIG. 1F (and is repeated for the sake of convenience in FIG. 1H).
  • FIG. 1G shows three D 3 layers at z 0 , z 1 and z 2 .
  • the short lines intersecting the z-axis in FIG. 1G represent the boundaries between the alternate layers of the superlattice structure.
  • FIG. 1G shows an arrangement with just one D 3 layer per alternate layer of the superlattice structure
  • FIG. 1I shows a similar arrangement with pairs of D 3 layers in each alternate layer of the superlattice structure.
  • FIG. 1J shows a typical band scheme for a FET with a superlattice structure and Dirac-delta doping in accordance with FIG. 1G.
  • the potential wells of the superlattice are made so narrow, in accordance with the invention, that the energy of the lowest sub-band LS lies above the Fermi level.
  • the free electrons then form a two-dimensional electron gas in the semiconductor with the lowest band gap as a result of charge transfer.
  • the layer doping of the potential wells makes it possible to achieve a higher electron concentration than would be possible with homogeneous doping. Accordingly high values of transconductance are achieved in such field effect transistors.
  • the diode comprises in sequence a first layer of strongly doped n-type substrate 21, in this case gallium arsenide with an impurity concentration in the range 10 17 to 10 18 cm -3 .
  • a second layer of highly doped n-type epitaxial material 22, again gallium arsenide with an impurity concentration in the range 10 17 to 10 18 cm -3 is grown onto the substrate 21.
  • the second layer of highly doped n-type material is followed by a third layer of intrinsic material 23, i.e.
  • the doping concentrations in the two D 3 layers 28 and 29 lie in the range from 10 11 to 10 14 cm -2 and are preferably selected to be 10 13 cm -2 .
  • the two layers are grown in the manner described with reference to the field effect transistor of FIG. 1, preferably using silicon for the donors of the layer 28 and berillium for the acceptors of the layer 29.
  • the bipolar transistor 30 comprises in sequence a first layer of highly doped n-type substrate 31 (typically GaAs with impurity concentrations in the range 10 17 to 10 18 cm -3 ), a second layer 32 of n-type material (gallium arsenide with an impurity concentration in the range 10 16 to 10 17 cm -3 ), a third layer of highly doped n-type material 33 (gallium arsenide with an impurity concentration in the range 10 17 to 10 18 ) and a fourth layer of very highly doped n-type material 34 (gallium arsenide with an impurity concentration in the range above 10 18 cm -3 ).
  • n-type substrate 31 typically GaAs with impurity concentrations in the range 10 17 to 10 18 cm -3
  • second layer 32 of n-type material gallium arsenide with an impurity concentration in the range 10 16 to 10 17 cm -3
  • a third layer of highly doped n-type material 33 gallium arsenide with an impur
  • a D 3 monoatomic layer of acceptors having a concentration in the range between 10 11 and 10 14 cm -2 is formed directly between the second and third layers 32, 33.
  • the collector contact 36 is formed at the base of the first layer 31.
  • the emitter contact 37 is formed on top of the fourth layer 34.
  • the base contact 38 is made to the D 3 monoatomic layer 35.
  • the transistor 30 has an extremely low base width and a very high cut-off frequency.
  • FIG. 5 illustrates an injection laser 40 which is also constructed in accordance with the present invention.
  • the laser diode of FIG. 5 has a first layer of a highly doped semiconducting substrate 41, in this case gallium arsenide with a donor concentration in the range 10 17 to 10 18 /cm -3 .
  • This first layer 41 is followed by a second layer of a distinct semiconducting material which is also epitaxially grown.
  • the second layer 42 consists of highly doped n-type Al x Ga 1-x As with a donor concentration in the range 10 17 to 10 18 cm -3 .
  • This second layer 42 is followed by a layer of intrinsic semiconducting material of the same type as the substrate, in this case gallium arsenide.
  • the layer 43 is then followed by a fourth layer of a highly doped p-type version of the material of the second layer, i.e. Al x Ga 1-x As with an impurity concentration in the range 10 17 to 10 18 /cm -3 .
  • a pair of D 3 monoatomic layers 45 and 46 are provided parallel to one another and spaced apart in said third layer 43.
  • the layer 45 is a layer of donors whereas the layer 46 is a layer of acceptors.
  • the doping concentrations in these two layers again lie in the range 10 11 to 10 14 cm -2 .
  • the spacing between the two layers lies in the range 25A to 500A.
  • the Dirac-delta doping arrangement in the injection laser of FIG. 5 forms two V-shaped potential wells in which the electrons and holes collect.
  • the allowed energy states of the electrons and holes are sub-band levels in the V-shaped potential wells. Radiative electron hole transitions occur between the sub-bands of the V-shaped potential wells and generate photons which are radiated out of the device. The generation of these photons is promoted by the voltage applied across the structure via the two contacts 47 and 48 respectively.
  • the device is in fact an injection diode. In order to convert it into an injection laser it is necessary to provide one side face with a specularly reflective coating 49 and to provide an opposite parallel side face 50 with a partially reflective coating illustrated by oblique strokes.
  • An injection laser or diode of this kind has a high degree of efficiency (quantum efficiency) due to the immediate proximity of the n- and p D 3 layers.
  • the operating wavelength can be chosen to be below the wavelength associated with the band gap of the host crystal.
  • pronounced carrier confinement occurs in the V-shaped potential wells which leads to low threshold currents for the device.
  • the pairs of D 3 layers lie in the active zone of the laser.
  • FIG. 6a there can be seen a schematic diagram of a semiconductor photodetector device.
  • the device comprises, in sequence, a first layer of a highly doped n-type semiconducting substrate 53, a second layer of a highly doped n-type semiconducting material 54, a third layer of a distinct intrinsic semiconducting material 55 and a fourth layer of a highly doped n-type semiconducting material 56 similar to said second layer.
  • First and second electrical connections are provided to said fourth layer and to said first layer respectively.
  • a plurality of pairs of Dirac-delta doped monoatomic layers 57, 57', 58, 58' are provided in said third intrinsic layer 55, with the first Dirac-delta doped monoatomic layer 57, 58 of each pair 57, 57', 58, 58' comprising a monoatomic layer of donors and with the second Dirac-delta doped monoatomic layer 57', 58' of each pair comprising a monoatomic layer of acceptors positioned parallel to and spaced apart from the associated first Dirac-delta doped layer on the side thereof facing said fourth layer.
  • the pairs of Dirac-delta doped layers within the intrinsic layer 55 form the STS.
  • the band scheme for this device can be seen from FIG. 6a. It will be noted that so far as the subband energies are concerned the subband energy for electrons E o e is greater than the subband energy for holes E o hh , as mentioned earlier in the introduction to the specification.
  • the first, second and fourth layers are all of gallium arsenide and have respective impurity concentrations of 10 17 -10 19 , 10 17 -10 19 and 10 17 -10 19 cm -3 , respectively.
  • the layer 55 consists of GaAs.
  • the acceptor and donor concentrations in the D 3 layers again lie in the range 10 11 to 10 14 cm -2 .
  • the spacing between sequential D 3 layers is typically 25-250 ⁇ and the layers 54, 55 and 56 have respective thicknesses of 0.1-0.5 ⁇ , 0.1-1.0 ⁇ and 0.1-0.5 ⁇ .
  • FIG. 7 there is shown a schematic illustration of the build-up of an optically bistable device.
  • This device comprises a gallium arsenide substrate 60, which may be doped or undoped, and a series of alternating n-type and p-type Dirac-delta doped monoatomic layers 61 to 69 formed on the substrate with each said Dirac-delta doped monoatomic layer being separated from the next adjacent Dirac-delta doped monoatomic layer by a layer of pure undoped intrinsic semiconductor material 70, in this case GaAs.
  • the energy band diagram for this optically bistable device is shown in FIG. 7a and the properties of the device may be varied, amongst other things, by varying the separation between the D 3 layers, located in the example of FIG. 7 at z 1 , z 2 , z 3 , z 4 etc., which controls the superlattice period length z p and affects the recombination lifetime as described earlier in the introduction to the specification.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Ceramic Engineering (AREA)
  • Electromagnetism (AREA)
  • Optics & Photonics (AREA)
  • Chemical & Material Sciences (AREA)
  • Nanotechnology (AREA)
  • Manufacturing & Machinery (AREA)
  • Life Sciences & Earth Sciences (AREA)
  • Biophysics (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Junction Field-Effect Transistors (AREA)

Abstract

A semiconductor device consisting of epitaxial material is provided with at least one monoatomic layer of doping atoms, i.e. with a layer which is just one atom thick. A preferred device is a bipolar transistor in which case the Dirac-delta doped p-type layer 38 is directly between n-type collector and emitter layers (32, 33). The bipolar transistor described herein has an extremely low base width and is capable of operating at high frequencies.

Description

This is a division of Ser. No. 08/014,980, filed Feb. 8, 1993, now U.S. Pat. No. 5,329,150, which is a division of Ser. No. 07/722,589, filed Jun. 27, 1991, now U.S. Pat. No. 5,216,260, which in turn is a continuation of Ser. No. 07/636,017, filed Jan. 4, 1991, which was a division of Ser. No. 07/413,911, filed Sep. 28, 1989, now abandoned, which in turn was a division of U.S. patent application Ser. No. 06/798,053, filed Nov. 14, 1985, now U.S. Pat. No. 4,882,609.
The present invention relates to improved semiconductor devices consisting of epitaxial material and has particular reference to improved field effect transistors, impatt diodes, bipolar transistors and injection diodes and lasers.
Field effect transistors are electronic amplifier components which have an electronically conductive channel which is located close to the surface of the material. Electrons are injected via the source electrode into the channel and are extracted from the channel via the drain electrode. A gate electrode is located between source and drain and makes it possible to deplete the electron channel or to enhance it with electrons by the application of a suitable potential.
The conductive electron channel can be manufactured in different ways with III-V compound semiconductors.
Field effect transistors are known in which the electron channel is produced by epitaxial growth of a conductive doped epitaxial layer. Various epitaxial processes are used such as liquid phase epitaxy (LPE), gas phase epitaxy (CVD) and molecular beam epitaxy (MBE).
Field effect transistors are also known in which the conductive channel is produced with the aid of diffusion of impurity atoms.
In addition field effect transistors are known in which the electron channel is produced with the aid of ion implantation in highly resistive (GaAs) so that a buried channel is created.
Field effect transistors are also known which consist of two semiconductor materials with different band gaps, for example (GaAs) and (AlGaAs). The material with the energetically higher conduction band (AlGaAs) is homoneously doped with electrons, the electrons do not however remain with their donors but transfer instead into the material with the lower band gap (GaAs) because free states of lower energy are present in this material. The free electrons and spatially fixed donors are thus separated in space. The charge transfer is known as the modulation doping effect. These field effect transistors have the names HEMT, TEGFET or MODFET.
Furthermore, field effect transistors are known which function in accordance with the principal described immediately above but which make use of a semiconductor superlattice in place of the material with the larger band gap. The superlattice is for example made of GaAs/AlGaAs or of GaAs/AlAs. The lowest permitted electronic sub-bands should lie at energies substantially higher than the conduction band of the material with the low band gap (GaAs). In the material system AlGaAs/GaAs which is used as the alloy superlattice one only dopes the GaAs in order to suppress the undesired permanent photoconduction (PPC) which arises on doping AlGaAs.
All the above described electron channels are obtained by homogeneously doping the semiconductor material or parts thereof.
The doping profiles can be described mathematically by analytical, non-singular functions.
The principal object underlying the present invention is to provide a variety of semiconductor devices, in particular field effect transistors, with decisively improved characteristics without unduly complicating the manufacture thereof.
In order to satisfy this object there is provided a semiconductor device consisting of epitaxial material and characterised in that it includes at least one dirac-delta doped monoatomic layer of doping atoms, which can be donors or acceptors depending on the application.
In other words, the doping atoms are confined to a single layer which is just 1 atom thick. Typical surface concentration of the donors (acceptors) in this monoatomic layer are 1011 to 1014 cm-2. From these figures it will be seen that only some of the atomic positions in the monoatomic layer are occupied by doping atoms. Nevertheless, the invention makes it possible, surprisingly, to locally exceed the limit of the solubility of the doping element in the host crystal and this leads to a higher concentration of free carriers in the semiconductor material which has beneficial effects on the performance of the semiconductor device (the maximum concentration of free electrons in the semiconductor material is normally determined by the maximum solubility of the doping element in the host crystal).
The monoatomic layer of doping atoms is preferably provided, in accordance with the invention, by the use of molecular beam epitaxy.
In the normal growth mode of a molecular beam epitaxy installation the host crystal grows by vaporisation of the elements of the crystals from effusion cells, with the elements combining at the surface of the substrate that is being grown to form the semiconductor compound in epitaxial form. In the impurity growth mode only the doping element is vaporised and it is this that creates the (fraction of a) monoatomic layer of donor (acceptors) atoms. The doping only takes place at one particular plane (z=z0). At all other locations (z≠z0) the intended doping is zero. The unintentional doping by residual impurities should be kept as low as possible. From the above it can be seen that the doping profile is described by the Dirac-delta function:
N.sub.D =N.sub.2D δ(z-z.sub.0)
where
ND equals the doping concentration in three dimension,
N2D is the two-dimensional doping concentration, and
δ(z-z0) is the Dirac-delta function having the the value infinity at z=z0 and the value 0 at all other values of z.
For the sake of simplicity the expression Dirac-delta-doping will henceforth be designated D3.
Although the doping elements are spatially fixed within one atomic plane, the free carriers diffuse and their typical smearing length is the Debeye screening length lD.
In a preferred embodiment of the invention the semiconductor device is a field effect transistor having source, drain and gate regions and the or each Dirac-delta doped monoatomic layer extends between said source and drain regions. In the simplest practical embodiment of this form of field effect transistor the epitaxial material is a homogeneous semiconductor material and only one Dirac-delta doped monoatomic layer is present, further monoatomic layers can however be added at spaced intervals, i.e. at different values of z, with layers of the homogenous semiconductor material interposed between successive D3 monoatomic layers. This basic embodiment, which is relatively simple to manufacture, already possesses substantially improved characteristics when compared with known devices. In particular the transconductance is higher than for conventional field effect transistors because the transconductance is approximately proportional to the square root of the free electron concentration. Furthermore, the transconductance increases for small channel-gate distances. In addition, the gate breakdown voltage is higher than is the case with homogeneously doped field effect transistors. In a homogeneously doped MESFET the maximum gate voltage is limited by the breakdown electric field below the gate and the field increases linearly in homogeneously doped layers. In the present case the field is however constant between the gate and the two-dimensional electron gas associated with the D3 monoatomic layer (s) and this accounts for the higher gate breakdown voltage.
A further field effect transistor in accordance with the present invention is characterised in that the material has a heterostructure consisting of first and second layers of distinct semiconductor materials having different band gaps; in that said source and drain regions extend through one of said layers at least part-way into the other; and in that the or each Dirac-delta doped monoatomic layer is disposed in said material having the greater band gap. With this arrangement the electrons do not remain with the donors but transfer instead into the material with lower band gap which results in the device being able to operate with high current densities.
A further development of the field effect transistor of the present invention is characterised in that said material has a superlattice structure consisting of alternating layers of first and second distinct semiconductor materials having different band gaps, in that said source and drain regions extend through several of said layers; and in that at least one Dirac-delta doped monoatomic layer is present in each of the alternating layers of the semiconductor material having the smaller band gap.
As a result of this structure potential wells are created. Furthermore, as a result of quantum effects (size quantization), the lowest permitted sub-band energy should be substantially higher than the conduction band edge of the semiconductor with the lower band gap. In practice the potential wells of the superlattice are made so narrow that the energy of the lowest sub-band lies above the Fermi level. The free electrons then form a two-dimensional electron gas in the semiconductor with the lower band gap as a result of charge carrier transfer. The monoatomic layer doping of the potential wells makes it possible to achieve a higher electron concentration than would be possible with homogenous doping. Accordingly field effect transistors constructed in this way also have a greater transconductance.
The present invention also contemplates an improved form of impatt diode which comprises in sequence a first layer of highly doped n-type substrate, a second layer of highly doped n-type material, a third layer of intrinsic material, a fourth layer of n-type material and a fifth layer of highly doped p-type material, with the contacts being respectively connected to said fifth layer and to at least one of said first and second layers; a first Dirac-delta doped monoatomic layer of donors present between said second and third layers; and a second Dirac-delta doped monoatomic layer of acceptors present between said fourth and fifth layers.
An impatt diode of this kind exhibits extremely abrupt transitions and a high cut-off frequency.
The present invention is also directed to an improved semiconductor device in the form of a bipolar transistor wherein the bipolar transistor comprises in sequence a first layer of highly doped n-type substrate, a second layer of n-type material, a Dirac-delta doped monoatomic layer of acceptors, a third layer of highly doped n-type material, and a fourth layer of very highly doped n-type material with the collector contact being formed on at least one of said first and second layers, with the base contact being formed on said Dirac-delta doped monoatomic layer and with the emitter contact being formed on said third layer.
A bipolar transistor of this kind has an extremely small base width and a high cut-off frequency.
One particularly favoured embodiment of the invention relates to an injection diode, which can also be modified to form an injection laser. Thus, according to the present teaching, an injecton diode comprises in sequence a first layer of a highly doped n-type semiconducting substrate, a second layer of a highly doped n-type semiconducting material, a third layer of a distinct semiconducting material in intrinsic form and a fourth layer of a highly doped p-type version of the material of said second layer, wherein the first and second electrical connections are respectively made to said fourth layer and to at least one of said first and second layers, and wherein one or more pairs of Dirac-delta doped monoatomic layers are provided in said third intrinsic layer, the first Dirac-delta doped monoatomic layer of each pair comprising a monoatomic layer of donors and the second Dirac-delta doped monoatomic layer of each pair comprising a monoatomic layer of acceptors positioned parallel to and spaced apart from the first Dirac-delta doped layer of the pair on the side thereof facing said fourth layer.
In order to convert this injection diode into an injection laser it is only necessary to make one side face of said device disposed parallel to the direction of said sequence of layers specularly reflective and to make a second side face extending parallel to the first side face partially reflective.
The Dirac-delta-doping of this diode or laser structure forms V-shaped potential wells in which electrons and holes collect. The permitted energy states of the electrons and holes are sub-band levels in the V-shaped potential wells. Radiative electron hole transitions take place between the sub-bands of the V-shaped potential wells. A device of this kind has high efficiency (quantum efficiency) as a result of the immediate proximity of the n- and p-Dirac-delta doped layers. The arrangement also makes possible the emission of light quanta with an energy which is smaller than the band gap of the host crystal.
Furthermore, pronounced carrier confinement or localisation occurs in the V-shaped potential wells which leads to low threshold currents for the laser.
The new current injection laser thus consists of a series of n and p-type Dirac-delta function-like doping peaks. The conduction band edge and the valence band edge of the semiconductor are shaped like a sawtooth. Therefore, the structure is called a saw-tooth superlattice (STS).
The band gap energy of the STS-light emitting diode (LED) or of the STS-laser is smaller as compared to the intrinsic host material, typically pure, undoped GaAs. The STS is characterised by a large overlap of electron and hole wave functions due to a quantum mechanical coupling of electrons in adjacent V-shaped quantum wells. Typical doping concentration of the STS device is
1×10.sup.12 cm.sup.-2 ≦N.sub.D,A.sup.2D ≦1×10.sup.14 cm.sup.-2
typical period length of the STS device
50 Å≦Z.sub.P ≦500 Å
The operation of light emitting diode devices (LED's) made from a GaAs sawtooth superlattice has been demonstrated (with doping concentrations and period lengths as specified immediately above) and light emission has been obtained in the wavelength range
900 nm≦λ≦970 nm,
i.e. at significantly longer wavelengths as compared to the wavelengths obtained with undoped GaAs (λ=870 nm at room temperature).
In corresponding laser devices laser emission has been demonstrated in the wavelength range
900 nm ≦λ≦910 nm.
The sawtooth superlattice can be used in a light wave detecting device, for example a photoconductor.
Thus, in accordance with a further embodiment of the present invention, there is provided a semiconductor device in the form of a semiconductor light wave detector, said device being characterised by a first layer of a highly doped n-type semiconducting substrate; by a second layer of a highly doped n-type semiconducting material, by a third layer of a distinct intrinsic semiconducting material and by a fourth layer of a highly doped n-type semiconducting material similar to said second layer, with first and second connections being provided to said fourth layer and to at least one of said first and second layers; the semiconductor device being further characterised by a plurality of pairs of Dirac-delta doped monoatomic layers provided in said third intrinsic layer, with the first Dirac-delta doped monoatomic layer of each pair comprising a monoatomic layer of donors and with the second Dirac-delta doped monoatomic layer of each pair comprising a monoatomic layer of acceptors positioned parallel to and spaced apart from the associated first Dirac-delta doped layer on the side thereof facing said fourth layer.
As a result of this arrangement electrons and holes are transported in perpendicular direction to the layers of the STS. The new photoconductor has a large gain-bandwidth product. Electrons are transported easily perpendicular to the layers due to their small effective mass me and their comparatively high subband energy Eo e.
Holes are less easily transported than electrons in the perpendicular direction due to their comparatively large effective mass mhh and their small subband energy Eo hh. Electrons therefore have a small transit time tt through the STS as compared to holes. The recombination lifetime τ of the STS can be chosen in a wide range by choosing an appropriate period length of the STS. Therefore, the ratio tt /τ which determines the gain-bandwidth product of the detector can be selected in a wide range. High speed and high gain photodetectors can be made with the STS.
The STS can be applied in optically bistable devices.
In this respect, according to an aspect of the present invention, there is provided an optically bistable semiconductor device which is characterised in that it comprises, in sequence, a first layer of an n-type semiconducting substrate which may be doped or undoped, a series of alternating n-type and p-type Dirac-delta doped monoatomic layers formed on said substrate with each Dirac-delta doped monoatomic layer being separated from the next adjacent Dirac-delta doped monoatomic layer by a layer of pure, undoped intrinsic semiconductor.
A device of this kind requires no electrical contacts and is particularly useful as an optical switch. By way of example the device can be made so that it absorbs an incident light beam of low intensity and does not transmit this light beam. On the other hand, if the incident light beam is of high intensity above a certain threshold the device will transmit a beam of light. The optical bistability of the STS is due to a band filling of electron and hole subbands. A reduction of the optical absorption at energies close to the STS energy gap results. The recombination lifetime, which determines the optical threshold intensity at which band filling occurs can be selected by choosing an appropriate superlattice period length zp. If this period length is short then the recombination lifetime is short whereas if it is long the recombination lifetime is also long due to the resulting spatial separation of electrons and holes.
For semiconductor devices using only one basic type of semiconductor material the preferred material is gallium arsenide. For semiconductor devices in accordance with the present teaching which require two distinct semiconductor materials (for example heterostructures and superlattice structures) the two distinct semiconductor materials preferably comprise gallium arsenide GaAs and aluminium gallium arsenide Alx Ga1-x As with suitable dopants, such as silicon to produce n-type conductivity and phosphorus to produce p-type conductivity.
The present teaching is generally applicable to silicon and germanium semiconductors and to compound semiconductors, in particular to III-V, II-VI and III-VI compound semiconductors.
In all embodiments the doping concentration in the or each Dirac-delta doped monoatomic layer expediently lies in the range up to 1014 cm-2 and preferably in the range 1011 to 1014 cm-2.
Finally, it should be pointed out that the structures of field effect transistors, impatt diodes, bipolar transistors and injection diodes and lasers claimed herein can also potentially be realised by substituting n-type materials for p-type materials and vice versa and that the claims hereof also extend to the parallel devices with such inverted structures, in which case references to donors should be read as references to acceptors, and references to electrons should be read as references to holes and vice versa.
The invention will now be described in more detail by way of example only and with reference to a variety of distinct embodiments as illustrated in the accompanying drawings which show:
FIG. 1 a schematic perspective view of a field effect transistor in accordance with the present invention,
FIG. 1a a doping profile showing the position of the Dirac-delta doped layer in the field effect transistor of FIG. 1,
FIG. 1b a schematic band scheme illustrating the conductance and valence bands of a homogenous epitaxial semiconductor material used for the field effect transistor of FIG. 1 in the vicinity of the D3 layer,
FIG. 1c an alternative doping profile to that shown in FIG. 1a showing the presence of three dirac-delta doped monoatomic layers in a homogenous epitaxial semiconductor material,
FIG. 1d a band scheme for a modified version of the field effect transistor of FIG. 1 consisting of two distinct epitaxial semiconductor materials which meet at a boundary zB,
FIG. 1e the doping profile for a field effect transistor with a hetero structure in accordance with FIG. 1d showing the position of the multiple Dirac-delta doped monoatomic layers relative to the boundary zB,
FIG. 1f a band scheme for a further modified version of the field effect transistor of FIG. 1 having a superlattice structure consisting of alternate layers of different epitaxially grown semiconductor materials,
FIG. 1g a doping profile illustrating the position of the Dirac-delta doped monoatomic layers relative to the band scheme of FIG. 1f,
FIG. 1h the same band scheme as in FIG. 1f,
FIG. 1i an alternative doping profile to that shown in FIG. 1g in which two Dirac-delta doped monoatomic layers are provided in respect of each alternate layer of the hetero structure leading to the band scheme of FIG. 1h,
FIG. 1j a modified band scheme similar to that of FIG. 1f in which alternate layers of the superlattice structure are made relatively narrow, with the structure exhibiting a doping profile for the Dirac-delta doped monoatomic layers in accordance with FIG. 1g,
FIG. 2 the gate characteristic for the Schottky gate of the field effect transistor of FIG. 1,
FIG. 3 a schematic perspective view of an impart diode in accordance with the present invention,
FIG. 4 a schematic perspective view of a bipolar transistor in accordance with the present invention,
FIG. 5 a schematic perspective view of an injection laser in accordance with the present invention,
FIG. 5a the band scheme for the injection laser of FIG. 5.
FIG. 6 a schematic perspective view of a photoconductor in accordance with the present invention,
FIG. 6a the band scheme for the photoconductor of FIG. 6,
FIG. 7 a schematic perspective view of an optically bistable device in accordance with the present invention, and
FIG. 7a the band scheme for the optically bistable device of FIG. 7.
Turning first to FIG. 1 there can be seen a field effect transistor 10 which in this case consists of an undoped epitaxial layer of gallium arsenide 11 which is grown on a semi-insulating substrate of gallium arsenide 12 by molecular beam epitaxy. Once the layer 11 has been grown to a thickness of approximately 1 m the usual crystal growth mode of the molecular beam epitaxy apparatus (hereinafter MBE apparatus) is interrupted by closing the gallium shutter of the gallium effusion cell and leaving the arsenic shutter of the arsenic effusion cell open. This results in an As stabilised crystal surface. The shutter of the silicon cell which is used with gallium arsenide materials is however kept open so that an impurity growth mode results. This impurity growth mode is used to grow a layer 13 which is just 1 atom thick. This layer is conveniently referred to as a monoatomic layer. In fact the surface of the compound semiconductor gallium arsenide contains 1.25×1015 atoms/cm2, that is 6.25×1014 gallium atoms/cm2. The two dimensional (2D) silicon concentration N2D used for the layer 13 is smaller than 1013 /cm2 so that only a small fraction of the gallium sites of one monolayer are occupied by silicon atoms.
The MBE machine used for the growth of the layers is equipped with a 2 inch (5 cm) as azimuthally rotatable substrate holder and the growth region is completely surrounded by a liquid N2 cryoshroud. The residual impurity concentration of undoped layers is p-type and in the 1014 cm-3 range. After growth of the monoatomic layer 13 the normal growth mode is re-adopted and a layer 14 of undoped gallium arsenide of 13 nm (300A) thickness is grown on top of the monoatomic layer 13. Because the monoatomic layer 13 is very thin the crystalline structure of the top layer 14 of gallium arsenide continues the crystalline structure of the layer 11.
The wafer grown in this way is then provided in the usual way with source 15, gate 16 and drain regions 17 to complete the structure of the field effect transistor. The source and drain regions are an alloy of gold and germanium and the gate region is formed of pure aluminium and constructed as a Schottky gate. During the diffusion process the source and drain regions form highly conductive zones 18, 19 within the wafer and the monoatomic layer 13 extends into these two zones 18 and 19.
The monoatomic layer 13 represents an abrupt step change in the doping profile which is illustrated in the graph of FIG. 1A which shows the monoatomic layer at a distance z0 in the z-direction below the surface of the field effect transistor. Because of the sharpness of the change in the doping profile it can be conveniently represented by the mathematical Dirac-delta function and is referred to throughout as a Dirac-delta doped layer.
It has been shown by transmission electron microscopy that the layer 13 is indeed just one atom thick.
The proximity of the D3 layer to the surface is favourable for FET operation. The distance of the Dirac-delta doped layer from the semiconductor surface (Schottky contact) is at most 1000 Å. The energy band diagram of a Dirac-delta doped epitaxial layer with a metal contact on top is shown in FIG. 1B and the associated doping profile for the D3 layer at z0 is illustrated immediately below it in FIG. 1C. As a result of electrostatic attraction the electrons stay close to their parent ionised donor impurities and form a two-dimensional electron gas in the V-shaped potentional well. Size quantization takes place in the narrow potential well. The electron de Broglie wavelength is matched to the width of the potential well and the sub-band energies can be calculated from the following expression: ##EQU1## where
q equals the elementary charge
h equals Plancks constant
n2DEG equals the two dimensional electron hole gas concentration
ε equals the permittivity of the semiconductor material
m* equals the effective electron or hole mass.
This formula is valid only for a symmetrically V-shaped potential well. In reality the potential well is not truly symmetrical, as illustrated in FIG. 1b, due to the proximity of the surface. FIG. 1b also shows the position of the Fermi level and the barrier height q B at the metal semiconductor interface.
As previously mentioned the gate region is constructed as a Schottky gate. This is done because a stable dielectric is not known which is able to insulate the gate metal from the semiconductor at room temperature. Because of the D3 layer the field between the gate and the two-dimensional electron gas formed at the layer 13 is constant. This results in the breakdown voltage of the reversely biased Schottky diode being substantially larger than in a comparable MESFET. A typical plot for the Schottky diode formed in the gate region is shown in FIG. 2. It will be noted that a large breakdown voltage VB =-11 Volts is observed and is sufficient for FET operation. The diode characteristic in the forward direction is shown for the two temperatures 300° and 77° K. with threshold voltages of 0.5 and 0.7 Volts respectively. These voltages indicate that an enhancement type operation of the D3 FET with a forward biased Schottky biased Schottky diode is possible. The ideality factor (n-value) measured from the diode characteristic of FIG. 2 in the forward direction is found to have the excellent value of n=1.05. In addition the built-in voltage of the diode is determined to be Vbi =0.73 Volts. Application of a reverse voltage depletes the 2DEG associated with the D3 layer due to the field effect.
Measurements on sample FETs contructed in the above manner have shown that the maximum three-dimensional carrier concentration is observed at zero bias about 300Å below the gallium arsenide surface and is 7.5×1018 cm-3. Such high electron concentrations are unknown in homogeneously doped material where the maximum doping concentration measured is 6×1018 cm-3. The extremely high electron concentrations are favourable for field effect transistor operation because the transconductance gm is proportional to the doping concentration n or square root of n according to the Schottky model and the saturated velocity model respectively.
FIG. 1c also shows two further D3 layers placed at the levels z1 and z2. The effects of these layers are not however shown in the band scheme of FIG. 1B. The use of multiple layers does however lead to increased current density and is thus of interest in the practical construction of FETs. If such multiple layers are used they should extend between the source and drain zones 18 and 19 respectively.
In a modified version of the FET of FIG. 1 the semiconductor material is provided with a heterostructure rather than a homogenous structure. The band scheme for such a heterostructure is shown in FIG. 1D (prior to modification by the D3 layer (S) and ignoring the presence of metal contacts. The heterostructure typically consists of a first layer 11 of Alx Ga1-x As onto which there is then grown a further epitaxial layer of GaAs. The boundary between the two layers of the heterostructure occurs at zB as illustrated on the corresponding plot of the doping profile shown in FIG. 1e. In this embodiment three D3 layers are provided, each of which is identical with the layer 13 described in connection with FIG. 1. The three layers are provided in the material with the highest band gap, i.e. in the Alx Ga1-x As. As a result of this doping arrangement the donors remain in the material with the highest band gap and the electrons move into free states in the material with the lower band gap. This arrangement results in the field effect transistor being able to operate at high current densities. It is of course necessary for the source and drain zones 18 and 19 of FIG. 1 to extend into the material with the biggest band gap and to contact the D3 layers which are located at the distances of z0, z1 and z2 respectively.
It is also possible to construct field effect transistors in accordance with the present invention using superlattice structures, i.e. alternating layers of two distinct epitaxially grown semiconductor materials. The band scheme for such a superlattice structure (again before doping and ignoring any metal contacts) is shown in FIG. 1F (and is repeated for the sake of convenience in FIG. 1H). With a superlattice structure of this kind the D3 layers, which are each substantially identical to the layer 14 of the FET of FIG. 1 are provided in the material with the lower band gap as can be seen from the corresponding doping profile of FIG. 1G which shows three D3 layers at z0, z1 and z2. The short lines intersecting the z-axis in FIG. 1G represent the boundaries between the alternate layers of the superlattice structure.
Whereas FIG. 1G shows an arrangement with just one D3 layer per alternate layer of the superlattice structure FIG. 1I shows a similar arrangement with pairs of D3 layers in each alternate layer of the superlattice structure.
Finally, FIG. 1J shows a typical band scheme for a FET with a superlattice structure and Dirac-delta doping in accordance with FIG. 1G. In the particular arrangement on which FIG. 1J is based the potential wells of the superlattice are made so narrow, in accordance with the invention, that the energy of the lowest sub-band LS lies above the Fermi level. The free electrons then form a two-dimensional electron gas in the semiconductor with the lowest band gap as a result of charge transfer. The layer doping of the potential wells makes it possible to achieve a higher electron concentration than would be possible with homogeneous doping. Accordingly high values of transconductance are achieved in such field effect transistors.
Turning now to FIG. 3 there can be seen an impatt diode in accordance with the invention. The diode comprises in sequence a first layer of strongly doped n-type substrate 21, in this case gallium arsenide with an impurity concentration in the range 1017 to 1018 cm-3. A second layer of highly doped n-type epitaxial material 22, again gallium arsenide with an impurity concentration in the range 1017 to 1018 cm-3 is grown onto the substrate 21. The second layer of highly doped n-type material is followed by a third layer of intrinsic material 23, i.e. pure gallium arsenide, and this in turn followed by a fourth layer of n-type material 24 (gallium arsenide with impurity concentrations in the range 1016 to 1017) and by a fifth layer 25 of highly doped p-type gallium arsenide with impurity concentrations 1017 to 1018. Electrical contacts 26 and 27 are made to the fifth layer and to the first layer respectively. The special features of the impatt diode illustrated in FIG. 3 are the first Dirac-delta doped monoatomic layer 28 of donors which is present between said second and third layers, and the second Dirac-delta doped monoatomic layer of acceptors 29 present between the fourth and fifth layers 24 and 25 respectively. The doping concentrations in the two D3 layers 28 and 29 lie in the range from 1011 to 1014 cm-2 and are preferably selected to be 1013 cm-2. The two layers are grown in the manner described with reference to the field effect transistor of FIG. 1, preferably using silicon for the donors of the layer 28 and berillium for the acceptors of the layer 29.
Turning now to FIG. 4 there can be seen a bipolar transistor which has been constructed in accordance with the present invention. The bipolar transistor 30 comprises in sequence a first layer of highly doped n-type substrate 31 (typically GaAs with impurity concentrations in the range 1017 to 1018 cm-3), a second layer 32 of n-type material (gallium arsenide with an impurity concentration in the range 1016 to 1017 cm-3), a third layer of highly doped n-type material 33 (gallium arsenide with an impurity concentration in the range 1017 to 1018) and a fourth layer of very highly doped n-type material 34 (gallium arsenide with an impurity concentration in the range above 1018 cm-3). A D3 monoatomic layer of acceptors having a concentration in the range between 1011 and 1014 cm-2 is formed directly between the second and third layers 32, 33. The collector contact 36 is formed at the base of the first layer 31. The emitter contact 37 is formed on top of the fourth layer 34. The base contact 38 is made to the D3 monoatomic layer 35.
The transistor 30 has an extremely low base width and a very high cut-off frequency.
FIG. 5 illustrates an injection laser 40 which is also constructed in accordance with the present invention. The laser diode of FIG. 5 has a first layer of a highly doped semiconducting substrate 41, in this case gallium arsenide with a donor concentration in the range 1017 to 1018 /cm-3. This first layer 41 is followed by a second layer of a distinct semiconducting material which is also epitaxially grown. In this case the second layer 42 consists of highly doped n-type Alx Ga1-x As with a donor concentration in the range 1017 to 1018 cm-3. This second layer 42 is followed by a layer of intrinsic semiconducting material of the same type as the substrate, in this case gallium arsenide. The layer 43 is then followed by a fourth layer of a highly doped p-type version of the material of the second layer, i.e. Alx Ga1-x As with an impurity concentration in the range 1017 to 1018 /cm-3. A pair of D3 monoatomic layers 45 and 46 are provided parallel to one another and spaced apart in said third layer 43. The layer 45 is a layer of donors whereas the layer 46 is a layer of acceptors. The doping concentrations in these two layers again lie in the range 1011 to 1014 cm-2. The spacing between the two layers lies in the range 25A to 500A.
It is also possible to provide a plurality of pairs of D3 monoatomic layers in the third intrinsic layer 43.
As can be seen from the associated band scheme shown in FIG. 5a the Dirac-delta doping arrangement in the injection laser of FIG. 5 forms two V-shaped potential wells in which the electrons and holes collect. The allowed energy states of the electrons and holes are sub-band levels in the V-shaped potential wells. Radiative electron hole transitions occur between the sub-bands of the V-shaped potential wells and generate photons which are radiated out of the device. The generation of these photons is promoted by the voltage applied across the structure via the two contacts 47 and 48 respectively. In the described form the device is in fact an injection diode. In order to convert it into an injection laser it is necessary to provide one side face with a specularly reflective coating 49 and to provide an opposite parallel side face 50 with a partially reflective coating illustrated by oblique strokes.
An injection laser or diode of this kind has a high degree of efficiency (quantum efficiency) due to the immediate proximity of the n- and p D3 layers. Also the operating wavelength can be chosen to be below the wavelength associated with the band gap of the host crystal. Furthermore, pronounced carrier confinement occurs in the V-shaped potential wells which leads to low threshold currents for the device. The pairs of D3 layers lie in the active zone of the laser.
Turning now to FIG. 6a there can be seen a schematic diagram of a semiconductor photodetector device. The device comprises, in sequence, a first layer of a highly doped n-type semiconducting substrate 53, a second layer of a highly doped n-type semiconducting material 54, a third layer of a distinct intrinsic semiconducting material 55 and a fourth layer of a highly doped n-type semiconducting material 56 similar to said second layer. First and second electrical connections (not shown) are provided to said fourth layer and to said first layer respectively. A plurality of pairs of Dirac-delta doped monoatomic layers 57, 57', 58, 58' are provided in said third intrinsic layer 55, with the first Dirac-delta doped monoatomic layer 57, 58 of each pair 57, 57', 58, 58' comprising a monoatomic layer of donors and with the second Dirac-delta doped monoatomic layer 57', 58' of each pair comprising a monoatomic layer of acceptors positioned parallel to and spaced apart from the associated first Dirac-delta doped layer on the side thereof facing said fourth layer. The pairs of Dirac-delta doped layers within the intrinsic layer 55 form the STS.
The band scheme for this device can be seen from FIG. 6a. It will be noted that so far as the subband energies are concerned the subband energy for electrons Eo e is greater than the subband energy for holes Eo hh, as mentioned earlier in the introduction to the specification.
In the example shown the first, second and fourth layers are all of gallium arsenide and have respective impurity concentrations of 1017 -1019, 1017 -1019 and 1017 -1019 cm-3, respectively. The layer 55 consists of GaAs. The acceptor and donor concentrations in the D3 layers again lie in the range 1011 to 1014 cm-2. The spacing between sequential D3 layers is typically 25-250 Å and the layers 54, 55 and 56 have respective thicknesses of 0.1-0.5 μ, 0.1-1.0 μ and 0.1-0.5 μ. Turning now to FIG. 7 there is shown a schematic illustration of the build-up of an optically bistable device. This device comprises a gallium arsenide substrate 60, which may be doped or undoped, and a series of alternating n-type and p-type Dirac-delta doped monoatomic layers 61 to 69 formed on the substrate with each said Dirac-delta doped monoatomic layer being separated from the next adjacent Dirac-delta doped monoatomic layer by a layer of pure undoped intrinsic semiconductor material 70, in this case GaAs.
The energy band diagram for this optically bistable device is shown in FIG. 7a and the properties of the device may be varied, amongst other things, by varying the separation between the D3 layers, located in the example of FIG. 7 at z1, z2, z3, z4 etc., which controls the superlattice period length zp and affects the recombination lifetime as described earlier in the introduction to the specification.

Claims (1)

We claim:
1. An epitaxial semiconductor device in the form of a bipolar transistor (30) comprising in sequence a first layer of a highly doped n-type substrate (31), a second layer of n-type material (32), a Dirac-delta doped monoatomic layer of acceptors (35), a third layer of highly doped n-type material (33), and a fourth layer of very highly doped n-type material; and wherein the collector contact (36) is formed on at least one of said first and second layers (31, 32), the base contact (38) on said Dirac-delta doped monoatomic layer (35) and the emitter contact (37) on said fourth layer.
US08/236,726 1984-11-19 1994-04-29 Bipolar transistor with monoatomic base layer between emitter and collector layers Expired - Fee Related US5373186A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US08/236,726 US5373186A (en) 1984-11-19 1994-04-29 Bipolar transistor with monoatomic base layer between emitter and collector layers

Applications Claiming Priority (7)

Application Number Priority Date Filing Date Title
EP84113987 1984-11-19
US06/798,053 US4882609A (en) 1984-11-19 1985-11-14 Semiconductor devices with at least one monoatomic layer of doping atoms
US41391189A 1989-09-28 1989-09-28
US07/636,017 US5060234A (en) 1984-11-19 1991-01-04 Injection laser with at least one pair of monoatomic layers of doping atoms
US07/722,589 US5216260A (en) 1984-11-19 1991-06-27 Optically bistable semiconductor device with pairs of monoatomic layers separated by intrinsic layers
US08/014,980 US5329150A (en) 1984-11-19 1993-02-08 Semiconductor photodetector devices with pairs of monoatomic layers separated by intrinsic layers
US08/236,726 US5373186A (en) 1984-11-19 1994-04-29 Bipolar transistor with monoatomic base layer between emitter and collector layers

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US08/014,980 Division US5329150A (en) 1984-11-19 1993-02-08 Semiconductor photodetector devices with pairs of monoatomic layers separated by intrinsic layers

Publications (1)

Publication Number Publication Date
US5373186A true US5373186A (en) 1994-12-13

Family

ID=27226945

Family Applications (3)

Application Number Title Priority Date Filing Date
US07/636,017 Expired - Fee Related US5060234A (en) 1984-11-19 1991-01-04 Injection laser with at least one pair of monoatomic layers of doping atoms
US08/014,980 Expired - Fee Related US5329150A (en) 1984-11-19 1993-02-08 Semiconductor photodetector devices with pairs of monoatomic layers separated by intrinsic layers
US08/236,726 Expired - Fee Related US5373186A (en) 1984-11-19 1994-04-29 Bipolar transistor with monoatomic base layer between emitter and collector layers

Family Applications Before (2)

Application Number Title Priority Date Filing Date
US07/636,017 Expired - Fee Related US5060234A (en) 1984-11-19 1991-01-04 Injection laser with at least one pair of monoatomic layers of doping atoms
US08/014,980 Expired - Fee Related US5329150A (en) 1984-11-19 1993-02-08 Semiconductor photodetector devices with pairs of monoatomic layers separated by intrinsic layers

Country Status (1)

Country Link
US (3) US5060234A (en)

Cited By (52)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5682040A (en) * 1995-04-25 1997-10-28 Fujitsu Limited Compound semiconductor device having a reduced resistance
US5751027A (en) * 1994-11-10 1998-05-12 Sanyo Electric Co., Ltd. Field effect semiconductor device with a low-noise drift layer and a high-power drift layer
US20040109535A1 (en) * 2002-12-05 2004-06-10 Sen-Hsiung Fan Photo sense element and operation mode
US20070057246A1 (en) * 2005-09-13 2007-03-15 Campman Kenneth L Heterojunction bipolar transistor with improved current gain
US20070076179A1 (en) * 2005-09-30 2007-04-05 International Business Machines Corporation Immersion optical lithography system having protective optical coating
US20100270680A1 (en) * 2007-12-12 2010-10-28 Seng Guan Chow Integrated circuit package system with offset stacking and anti-flash structure
US8400219B2 (en) 2011-03-24 2013-03-19 Suvolta, Inc. Analog circuits having improved transistors, and methods therefor
US8404551B2 (en) 2010-12-03 2013-03-26 Suvolta, Inc. Source/drain extension control for advanced transistors
US8421162B2 (en) 2009-09-30 2013-04-16 Suvolta, Inc. Advanced transistors with punch through suppression
US8461875B1 (en) 2011-02-18 2013-06-11 Suvolta, Inc. Digital circuits having improved transistors, and methods therefor
US8525271B2 (en) 2011-03-03 2013-09-03 Suvolta, Inc. Semiconductor structure with improved channel stack and method for fabrication thereof
US8530286B2 (en) 2010-04-12 2013-09-10 Suvolta, Inc. Low power semiconductor transistor structure and method of fabrication thereof
US8569128B2 (en) 2010-06-21 2013-10-29 Suvolta, Inc. Semiconductor structure and method of fabrication thereof with mixed metal types
US8569156B1 (en) 2011-05-16 2013-10-29 Suvolta, Inc. Reducing or eliminating pre-amorphization in transistor manufacture
US8599623B1 (en) 2011-12-23 2013-12-03 Suvolta, Inc. Circuits and methods for measuring circuit elements in an integrated circuit device
US8614128B1 (en) 2011-08-23 2013-12-24 Suvolta, Inc. CMOS structures and processes based on selective thinning
US8629016B1 (en) 2011-07-26 2014-01-14 Suvolta, Inc. Multiple transistor types formed in a common epitaxial layer by differential out-diffusion from a doped underlayer
US8637955B1 (en) 2012-08-31 2014-01-28 Suvolta, Inc. Semiconductor structure with reduced junction leakage and method of fabrication thereof
US8645878B1 (en) 2011-08-23 2014-02-04 Suvolta, Inc. Porting a circuit design from a first semiconductor process to a second semiconductor process
US8713511B1 (en) 2011-09-16 2014-04-29 Suvolta, Inc. Tools and methods for yield-aware semiconductor manufacturing process target generation
US8735987B1 (en) 2011-06-06 2014-05-27 Suvolta, Inc. CMOS gate stack structures and processes
US8748270B1 (en) 2011-03-30 2014-06-10 Suvolta, Inc. Process for manufacturing an improved analog transistor
US8748986B1 (en) 2011-08-05 2014-06-10 Suvolta, Inc. Electronic device with controlled threshold voltage
US8759872B2 (en) 2010-06-22 2014-06-24 Suvolta, Inc. Transistor with threshold voltage set notch and method of fabrication thereof
US8796048B1 (en) 2011-05-11 2014-08-05 Suvolta, Inc. Monitoring and measurement of thin film layers
US8811068B1 (en) 2011-05-13 2014-08-19 Suvolta, Inc. Integrated circuit devices and methods
US8819603B1 (en) 2011-12-15 2014-08-26 Suvolta, Inc. Memory circuits and methods of making and designing the same
US8816754B1 (en) 2012-11-02 2014-08-26 Suvolta, Inc. Body bias circuits and methods
US8863064B1 (en) 2012-03-23 2014-10-14 Suvolta, Inc. SRAM cell layout structure and devices therefrom
US8877619B1 (en) 2012-01-23 2014-11-04 Suvolta, Inc. Process for manufacture of integrated circuits with different channel doping transistor architectures and devices therefrom
US8883600B1 (en) 2011-12-22 2014-11-11 Suvolta, Inc. Transistor having reduced junction leakage and methods of forming thereof
US8895327B1 (en) 2011-12-09 2014-11-25 Suvolta, Inc. Tipless transistors, short-tip transistors, and methods and circuits therefor
US8970289B1 (en) 2012-01-23 2015-03-03 Suvolta, Inc. Circuits and devices for generating bi-directional body bias voltages, and methods therefor
US8995204B2 (en) 2011-06-23 2015-03-31 Suvolta, Inc. Circuit devices and methods having adjustable transistor body bias
US8999861B1 (en) 2011-05-11 2015-04-07 Suvolta, Inc. Semiconductor structure with substitutional boron and method for fabrication thereof
US9041126B2 (en) 2012-09-21 2015-05-26 Mie Fujitsu Semiconductor Limited Deeply depleted MOS transistors having a screening layer and methods thereof
US9054219B1 (en) 2011-08-05 2015-06-09 Mie Fujitsu Semiconductor Limited Semiconductor devices having fin structures and fabrication methods thereof
US9070477B1 (en) 2012-12-12 2015-06-30 Mie Fujitsu Semiconductor Limited Bit interleaved low voltage static random access memory (SRAM) and related methods
US9093550B1 (en) 2012-01-31 2015-07-28 Mie Fujitsu Semiconductor Limited Integrated circuits having a plurality of high-K metal gate FETs with various combinations of channel foundation structure and gate stack structure and methods of making same
US9093997B1 (en) 2012-11-15 2015-07-28 Mie Fujitsu Semiconductor Limited Slew based process and bias monitors and related methods
US9112484B1 (en) 2012-12-20 2015-08-18 Mie Fujitsu Semiconductor Limited Integrated circuit process and bias monitors and related methods
US9112057B1 (en) 2012-09-18 2015-08-18 Mie Fujitsu Semiconductor Limited Semiconductor devices with dopant migration suppression and method of fabrication thereof
US9236466B1 (en) 2011-10-07 2016-01-12 Mie Fujitsu Semiconductor Limited Analog circuits having improved insulated gate transistors, and methods therefor
US9268885B1 (en) 2013-02-28 2016-02-23 Mie Fujitsu Semiconductor Limited Integrated circuit device methods and models with predicted device metric variations
US9299698B2 (en) 2012-06-27 2016-03-29 Mie Fujitsu Semiconductor Limited Semiconductor structure with multiple transistors having various threshold voltages
US9299801B1 (en) 2013-03-14 2016-03-29 Mie Fujitsu Semiconductor Limited Method for fabricating a transistor device with a tuned dopant profile
US9319013B2 (en) 2014-08-19 2016-04-19 Mie Fujitsu Semiconductor Limited Operational amplifier input offset correction with transistor threshold voltage adjustment
US9406567B1 (en) 2012-02-28 2016-08-02 Mie Fujitsu Semiconductor Limited Method for fabricating multiple transistor devices on a substrate with varying threshold voltages
US9431068B2 (en) 2012-10-31 2016-08-30 Mie Fujitsu Semiconductor Limited Dynamic random access memory (DRAM) with low variation transistor peripheral circuits
US9478571B1 (en) 2013-05-24 2016-10-25 Mie Fujitsu Semiconductor Limited Buried channel deeply depleted channel transistor
US9710006B2 (en) 2014-07-25 2017-07-18 Mie Fujitsu Semiconductor Limited Power up body bias circuits and methods
US10074568B2 (en) 2009-09-30 2018-09-11 Mie Fujitsu Semiconductor Limited Electronic devices and systems, and methods for making and using same

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5160982A (en) * 1991-07-01 1992-11-03 Motorola, Inc. Phonon suppression in quantum wells
US5270225A (en) * 1992-02-21 1993-12-14 Motorola, Inc. Method of making a resonant tunneling semiconductor device
FR2689683B1 (en) * 1992-04-07 1994-05-20 Thomson Composants Microondes SEMICONDUCTOR DEVICE WITH COMPLEMENTARY TRANSISTORS.
KR960004594B1 (en) * 1993-03-17 1996-04-09 엘지전자주식회사 Infrared ray light detecting sensor
CA2156333C (en) * 1994-09-28 1999-03-23 John Edward Cunningham Optoelectronic devices utilizing multiple quantum well pin structures and a process for fabricating the same
US5777353A (en) * 1995-11-09 1998-07-07 National Science Council Multiple-function gaas transistors with very strong negative differential resistance phenomena
US6274464B2 (en) 1998-02-06 2001-08-14 Texas Instruments Incorporated Epitaxial cleaning process using HCL and N-type dopant gas to reduce defect density and auto doping effects
US6080644A (en) 1998-02-06 2000-06-27 Burr-Brown Corporation Complementary bipolar/CMOS epitaxial structure and process
US7202102B2 (en) * 2001-11-27 2007-04-10 Jds Uniphase Corporation Doped absorption for enhanced responsivity for high speed photodiodes
US7919791B2 (en) * 2002-03-25 2011-04-05 Cree, Inc. Doped group III-V nitride materials, and microelectronic devices and device precursor structures comprising same
US6993056B2 (en) * 2003-03-14 2006-01-31 Hewlett-Packard Development Company, L.P. Hetero laser and light-emitting source of polarized radiation
DE102020213957B3 (en) * 2020-11-06 2021-09-30 Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung eingetragener Verein PHOTO CONDUCTOR AND PROCEDURE FOR MANUFACTURING IT
CN112670356B (en) * 2020-12-24 2023-05-12 湖南科莱特光电有限公司 Semiconductor material doped with delta in monomolecular layer, preparation method thereof and detector

Citations (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3621466A (en) * 1969-12-10 1971-11-16 Bell Telephone Labor Inc Negative resistance avalanche diode structures
US3882533A (en) * 1972-12-15 1975-05-06 Max Planck Gesellschaft Semiconductor device
US4083062A (en) * 1976-02-21 1978-04-04 Hitachi, Ltd. Avalanche photodiode with reduced avalanche breakdown voltage
US4163237A (en) * 1978-04-24 1979-07-31 Bell Telephone Laboratories, Incorporated High mobility multilayered heterojunction devices employing modulated doping
US4173763A (en) * 1977-06-09 1979-11-06 International Business Machines Corporation Heterojunction tunneling base transistor
US4205329A (en) * 1976-03-29 1980-05-27 Bell Telephone Laboratories, Incorporated Periodic monolayer semiconductor structures grown by molecular beam epitaxy
US4410902A (en) * 1981-03-23 1983-10-18 The United States Of America As Represented By The Secretary Of The Army Planar doped barrier semiconductor device
EP0113074A2 (en) * 1982-12-30 1984-07-11 International Business Machines Corporation Method of logically combining optical signals
JPS59124769A (en) * 1982-12-29 1984-07-18 Fujitsu Ltd Semicondutor device
EP0115591A2 (en) * 1982-12-30 1984-08-15 International Business Machines Corporation Photodiode and photodetector comprising an integrated series of photodiodes
EP0145403A2 (en) * 1983-12-07 1985-06-19 Energy Conversion Devices, Inc. Semiconducting multilayered structures and systems and methods for synthesizing the structures and devices incorporating the structures
US4591889A (en) * 1984-09-14 1986-05-27 At&T Bell Laboratories Superlattice geometry and devices
US4593305A (en) * 1983-05-17 1986-06-03 Kabushiki Kaisha Toshiba Heterostructure bipolar transistor
US4882609A (en) * 1984-11-19 1989-11-21 Max-Planck Gesellschaft Zur Forderung Der Wissenschafter E.V. Semiconductor devices with at least one monoatomic layer of doping atoms

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0113075A3 (en) * 1982-12-06 1985-05-02 Fielder Gillespie Davis Limited Field immunoassay reaction system, method of immunoassay diagnosis and probe or carrier for use therewith
GB2132016B (en) * 1982-12-07 1986-06-25 Kokusai Denshin Denwa Co Ltd A semiconductor device
NL8301215A (en) * 1983-04-07 1984-11-01 Philips Nv SEMICONDUCTOR DEVICE FOR GENERATING ELECTROMAGNETIC RADIATION.
DE3476945D1 (en) * 1984-05-30 1989-04-06 Max Planck Gesellschaft A semiconductor device for detecting electromagnetic radiation or particles
US4694318A (en) * 1984-12-05 1987-09-15 American Telephone And Telegraph Company, At&T Bell Laboratories Sawtooth photodetector
US4679061A (en) * 1985-06-14 1987-07-07 American Telephone And Telegraph Company, At&T Bell Laboratories Superlattice photoconductor
US4791646A (en) * 1985-07-31 1988-12-13 California Institute Of Technology Method for tailoring the two-dimensional spatial gain distribution in optoelectronic devices and its application to tailored gain broad area semiconductor lasers capable of high power operation with very narrow single lobed farfield patterns

Patent Citations (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3621466A (en) * 1969-12-10 1971-11-16 Bell Telephone Labor Inc Negative resistance avalanche diode structures
US3882533A (en) * 1972-12-15 1975-05-06 Max Planck Gesellschaft Semiconductor device
US4083062A (en) * 1976-02-21 1978-04-04 Hitachi, Ltd. Avalanche photodiode with reduced avalanche breakdown voltage
US4205329A (en) * 1976-03-29 1980-05-27 Bell Telephone Laboratories, Incorporated Periodic monolayer semiconductor structures grown by molecular beam epitaxy
US4173763A (en) * 1977-06-09 1979-11-06 International Business Machines Corporation Heterojunction tunneling base transistor
US4163237A (en) * 1978-04-24 1979-07-31 Bell Telephone Laboratories, Incorporated High mobility multilayered heterojunction devices employing modulated doping
US4410902A (en) * 1981-03-23 1983-10-18 The United States Of America As Represented By The Secretary Of The Army Planar doped barrier semiconductor device
JPS59124769A (en) * 1982-12-29 1984-07-18 Fujitsu Ltd Semicondutor device
EP0113074A2 (en) * 1982-12-30 1984-07-11 International Business Machines Corporation Method of logically combining optical signals
EP0115591A2 (en) * 1982-12-30 1984-08-15 International Business Machines Corporation Photodiode and photodetector comprising an integrated series of photodiodes
US4593305A (en) * 1983-05-17 1986-06-03 Kabushiki Kaisha Toshiba Heterostructure bipolar transistor
EP0145403A2 (en) * 1983-12-07 1985-06-19 Energy Conversion Devices, Inc. Semiconducting multilayered structures and systems and methods for synthesizing the structures and devices incorporating the structures
US4591889A (en) * 1984-09-14 1986-05-27 At&T Bell Laboratories Superlattice geometry and devices
US4882609A (en) * 1984-11-19 1989-11-21 Max-Planck Gesellschaft Zur Forderung Der Wissenschafter E.V. Semiconductor devices with at least one monoatomic layer of doping atoms

Non-Patent Citations (17)

* Cited by examiner, † Cited by third party
Title
Arnold et al., High Performance Inverted and Large Current Double Interface Modulation Doped Field Effect Transistors With the Bulk ( Al, Ga ) As Replaced by Superlattice at the Inverted Interface, pp. 902 904, Appl. Phys. Lett., vol. 45, No. 8, 15 Oct. 1984. *
Arnold et al., High Performance Inverted and Large Current Double Interface Modulation-Doped Field-Effect Transistors With the Bulk (Al, Ga) As Replaced by Superlattice at the Inverted Interface, pp. 902-904, Appl. Phys. Lett., vol. 45, No. 8, 15 Oct. 1984.
C. E. C. Wood et al., Complex Free Carrier Profile Synthesis by Atomic Plane doping of MBE GaAs, pp. 383 387, J. Appl. Phys. 51(1), Jan. 1980. *
C. E. C. Wood et al., Complex Free-Carrier Profile Synthesis by "Atomic Pe" doping of MBE GaAs, pp. 383-387, J. Appl. Phys. 51(1), Jan. 1980.
C. E. C. Wood et al., Hyper Thin Channel, M.B.E. GaAs Power F.E.T. s By Single Atomic Plane Doping, pp. 16 3, International Electronic Devices Meeting, 1979. *
C. E. C. Wood et al., Hyper-Thin Channel, M.B.E. GaAs Power F.E.T.'s By Single Atomic Plane Doping, pp. 16-3, International Electronic Devices Meeting, 1979.
D. A. B. Miller, Novel Hybrid Optically Bistable Switch: The Quantum Well Self Electro Optic Effect Device, pp. 13 15, Appl. Phys. Lett 45(1), Jul. 1984. *
D. A. B. Miller, Novel Hybrid Optically Bistable Switch: The Quantum Well Self-Electro-Optic Effect Device, pp. 13-15, Appl. Phys. Lett 45(1), Jul. 1984.
F. Capasso, Band Gap Engineering Via Graded Gap, Superlattice, and Periodic Doping Structures: Applications, to Novel Photodetectors and Other Devices, pp. 457 461, J. Vac. Sci. Technol. B1(2), Apr. Jun. 1983. *
F. Capasso, Band-Gap Engineering Via Graded Gap, Superlattice, and Periodic Doping Structures: Applications, to Novel Photodetectors and Other Devices, pp. 457-461, J. Vac. Sci. Technol. B1(2), Apr.-Jun. 1983.
K. Yamaguchi et al., A New Short Channel MOSFET with an Atomic Layer Doped Impurity Profile ( ALD MOSFET ), pp. 267 270, 2419 Japanese Journal of Applied Physics. Supplements vol. 22 (1983). *
K. Yamaguchi et al., A New Short Channel MOSFET with an Atomic-Layer-Doped Impurity-Profile (ALD-MOSFET), pp. 267-270, 2419 Japanese Journal of Applied Physics. Supplements vol. 22 (1983).
R. J. Malik et al., GaAs Planar Doped Barrier Transistors Grown by Molecular Beam Epitaxy, pp. 87 96, Zie Voor Titel Boek, de 2e Pagina. *
R. J. Malik et al., GaAs Planar-Doped Barrier Transistors Grown by Molecular Beam Epitaxy, pp. 87-96, Zie Voor Titel Boek, de 2e Pagina.
R. J. Malik et al., Planar Doped Barriers in GaAs By Molecular Beam Epitaxy, pp. 836 838, Electronics Letters, 23rd Oct. 1980, vol. 16, No. 2. *
R. J. Malik et al., Planar-Doped Barriers in GaAs By Molecular Beam Epitaxy, pp. 836-838, Electronics Letters, 23rd Oct. 1980, vol. 16, No. 2.
S. Tiwari et al. Compensating Charge Layers in High Electron Mobility Transistors IBM Technical Disclosure Bulletin, vol. 27, No. 9, Feb. 1985. *

Cited By (111)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5751027A (en) * 1994-11-10 1998-05-12 Sanyo Electric Co., Ltd. Field effect semiconductor device with a low-noise drift layer and a high-power drift layer
US5682040A (en) * 1995-04-25 1997-10-28 Fujitsu Limited Compound semiconductor device having a reduced resistance
US5856209A (en) * 1995-04-25 1999-01-05 Fujitsu Limited Method of making compound semiconductor device having a reduced resistance
CN1086514C (en) * 1995-04-25 2002-06-19 富士通株式会社 Compound semiconductor device having reduced resistance
US20040109535A1 (en) * 2002-12-05 2004-06-10 Sen-Hsiung Fan Photo sense element and operation mode
US20070057246A1 (en) * 2005-09-13 2007-03-15 Campman Kenneth L Heterojunction bipolar transistor with improved current gain
US7397062B2 (en) 2005-09-13 2008-07-08 Sumika Electronic Materials, Inc. Heterojunction bipolar transistor with improved current gain
US20070076179A1 (en) * 2005-09-30 2007-04-05 International Business Machines Corporation Immersion optical lithography system having protective optical coating
US20080225251A1 (en) * 2005-09-30 2008-09-18 Holmes Steven J Immersion optical lithography system having protective optical coating
US7495743B2 (en) 2005-09-30 2009-02-24 International Business Machines Corporation Immersion optical lithography system having protective optical coating
US8009268B2 (en) 2005-09-30 2011-08-30 International Business Machines Corporation Immersion optical lithography system having protective optical coating
US20100270680A1 (en) * 2007-12-12 2010-10-28 Seng Guan Chow Integrated circuit package system with offset stacking and anti-flash structure
US10217668B2 (en) 2009-09-30 2019-02-26 Mie Fujitsu Semiconductor Limited Electronic devices and systems, and methods for making and using the same
US10325986B2 (en) 2009-09-30 2019-06-18 Mie Fujitsu Semiconductor Limited Advanced transistors with punch through suppression
US8421162B2 (en) 2009-09-30 2013-04-16 Suvolta, Inc. Advanced transistors with punch through suppression
US9263523B2 (en) 2009-09-30 2016-02-16 Mie Fujitsu Semiconductor Limited Advanced transistors with punch through suppression
US11062950B2 (en) 2009-09-30 2021-07-13 United Semiconductor Japan Co., Ltd. Electronic devices and systems, and methods for making and using the same
US10224244B2 (en) 2009-09-30 2019-03-05 Mie Fujitsu Semiconductor Limited Electronic devices and systems, and methods for making and using the same
US11887895B2 (en) 2009-09-30 2024-01-30 United Semiconductor Japan Co., Ltd. Electronic devices and systems, and methods for making and using the same
US10074568B2 (en) 2009-09-30 2018-09-11 Mie Fujitsu Semiconductor Limited Electronic devices and systems, and methods for making and using same
US9508800B2 (en) 2009-09-30 2016-11-29 Mie Fujitsu Semiconductor Limited Advanced transistors with punch through suppression
US9496261B2 (en) 2010-04-12 2016-11-15 Mie Fujitsu Semiconductor Limited Low power semiconductor transistor structure and method of fabrication thereof
US8530286B2 (en) 2010-04-12 2013-09-10 Suvolta, Inc. Low power semiconductor transistor structure and method of fabrication thereof
US9865596B2 (en) 2010-04-12 2018-01-09 Mie Fujitsu Semiconductor Limited Low power semiconductor transistor structure and method of fabrication thereof
US8569128B2 (en) 2010-06-21 2013-10-29 Suvolta, Inc. Semiconductor structure and method of fabrication thereof with mixed metal types
US9224733B2 (en) 2010-06-21 2015-12-29 Mie Fujitsu Semiconductor Limited Semiconductor structure and method of fabrication thereof with mixed metal types
US9418987B2 (en) 2010-06-22 2016-08-16 Mie Fujitsu Semiconductor Limited Transistor with threshold voltage set notch and method of fabrication thereof
US9922977B2 (en) 2010-06-22 2018-03-20 Mie Fujitsu Semiconductor Limited Transistor with threshold voltage set notch and method of fabrication thereof
US8759872B2 (en) 2010-06-22 2014-06-24 Suvolta, Inc. Transistor with threshold voltage set notch and method of fabrication thereof
US8563384B2 (en) 2010-12-03 2013-10-22 Suvolta, Inc. Source/drain extension control for advanced transistors
US8686511B2 (en) 2010-12-03 2014-04-01 Suvolta, Inc. Source/drain extension control for advanced transistors
US8404551B2 (en) 2010-12-03 2013-03-26 Suvolta, Inc. Source/drain extension control for advanced transistors
US9006843B2 (en) 2010-12-03 2015-04-14 Suvolta, Inc. Source/drain extension control for advanced transistors
US9680470B2 (en) 2011-02-18 2017-06-13 Mie Fujitsu Semiconductor Limited Digital circuits having improved transistors, and methods therefor
US9838012B2 (en) 2011-02-18 2017-12-05 Mie Fujitsu Semiconductor Limited Digital circuits having improved transistors, and methods therefor
US10250257B2 (en) 2011-02-18 2019-04-02 Mie Fujitsu Semiconductor Limited Digital circuits having improved transistors, and methods therefor
US8461875B1 (en) 2011-02-18 2013-06-11 Suvolta, Inc. Digital circuits having improved transistors, and methods therefor
US9985631B2 (en) 2011-02-18 2018-05-29 Mie Fujitsu Semiconductor Limited Digital circuits having improved transistors, and methods therefor
US9184750B1 (en) 2011-02-18 2015-11-10 Mie Fujitsu Semiconductor Limited Digital circuits having improved transistors, and methods therefor
US8525271B2 (en) 2011-03-03 2013-09-03 Suvolta, Inc. Semiconductor structure with improved channel stack and method for fabrication thereof
US9111785B2 (en) 2011-03-03 2015-08-18 Mie Fujitsu Semiconductor Limited Semiconductor structure with improved channel stack and method for fabrication thereof
US8847684B2 (en) 2011-03-24 2014-09-30 Suvolta, Inc. Analog circuits having improved transistors, and methods therefor
US9231541B2 (en) 2011-03-24 2016-01-05 Mie Fujitsu Semiconductor Limited Analog circuits having improved transistors, and methods therefor
US8400219B2 (en) 2011-03-24 2013-03-19 Suvolta, Inc. Analog circuits having improved transistors, and methods therefor
US8748270B1 (en) 2011-03-30 2014-06-10 Suvolta, Inc. Process for manufacturing an improved analog transistor
US9093469B2 (en) 2011-03-30 2015-07-28 Mie Fujitsu Semiconductor Limited Analog transistor
US8999861B1 (en) 2011-05-11 2015-04-07 Suvolta, Inc. Semiconductor structure with substitutional boron and method for fabrication thereof
US8796048B1 (en) 2011-05-11 2014-08-05 Suvolta, Inc. Monitoring and measurement of thin film layers
US9741428B2 (en) 2011-05-13 2017-08-22 Mie Fujitsu Semiconductor Limited Integrated circuit devices and methods
US9966130B2 (en) 2011-05-13 2018-05-08 Mie Fujitsu Semiconductor Limited Integrated circuit devices and methods
US9362291B1 (en) 2011-05-13 2016-06-07 Mie Fujitsu Semiconductor Limited Integrated circuit devices and methods
US8811068B1 (en) 2011-05-13 2014-08-19 Suvolta, Inc. Integrated circuit devices and methods
US8569156B1 (en) 2011-05-16 2013-10-29 Suvolta, Inc. Reducing or eliminating pre-amorphization in transistor manufacture
US8937005B2 (en) 2011-05-16 2015-01-20 Suvolta, Inc. Reducing or eliminating pre-amorphization in transistor manufacture
US9514940B2 (en) 2011-05-16 2016-12-06 Mie Fujitsu Semiconductor Limited Reducing or eliminating pre-amorphization in transistor manufacture
US9793172B2 (en) 2011-05-16 2017-10-17 Mie Fujitsu Semiconductor Limited Reducing or eliminating pre-amorphization in transistor manufacture
US9281248B1 (en) 2011-06-06 2016-03-08 Mie Fujitsu Semiconductor Limited CMOS gate stack structures and processes
US8735987B1 (en) 2011-06-06 2014-05-27 Suvolta, Inc. CMOS gate stack structures and processes
US8995204B2 (en) 2011-06-23 2015-03-31 Suvolta, Inc. Circuit devices and methods having adjustable transistor body bias
US8629016B1 (en) 2011-07-26 2014-01-14 Suvolta, Inc. Multiple transistor types formed in a common epitaxial layer by differential out-diffusion from a doped underlayer
US8916937B1 (en) 2011-07-26 2014-12-23 Suvolta, Inc. Multiple transistor types formed in a common epitaxial layer by differential out-diffusion from a doped underlayer
US8653604B1 (en) 2011-07-26 2014-02-18 Suvolta, Inc. Multiple transistor types formed in a common epitaxial layer by differential out-diffusion from a doped underlayer
US8748986B1 (en) 2011-08-05 2014-06-10 Suvolta, Inc. Electronic device with controlled threshold voltage
US8963249B1 (en) 2011-08-05 2015-02-24 Suvolta, Inc. Electronic device with controlled threshold voltage
US9054219B1 (en) 2011-08-05 2015-06-09 Mie Fujitsu Semiconductor Limited Semiconductor devices having fin structures and fabrication methods thereof
US9117746B1 (en) 2011-08-23 2015-08-25 Mie Fujitsu Semiconductor Limited Porting a circuit design from a first semiconductor process to a second semiconductor process
US8645878B1 (en) 2011-08-23 2014-02-04 Suvolta, Inc. Porting a circuit design from a first semiconductor process to a second semiconductor process
US8806395B1 (en) 2011-08-23 2014-08-12 Suvolta, Inc. Porting a circuit design from a first semiconductor process to a second semiconductor process
US9391076B1 (en) 2011-08-23 2016-07-12 Mie Fujitsu Semiconductor Limited CMOS structures and processes based on selective thinning
US8614128B1 (en) 2011-08-23 2013-12-24 Suvolta, Inc. CMOS structures and processes based on selective thinning
US8713511B1 (en) 2011-09-16 2014-04-29 Suvolta, Inc. Tools and methods for yield-aware semiconductor manufacturing process target generation
US9236466B1 (en) 2011-10-07 2016-01-12 Mie Fujitsu Semiconductor Limited Analog circuits having improved insulated gate transistors, and methods therefor
US8895327B1 (en) 2011-12-09 2014-11-25 Suvolta, Inc. Tipless transistors, short-tip transistors, and methods and circuits therefor
US8819603B1 (en) 2011-12-15 2014-08-26 Suvolta, Inc. Memory circuits and methods of making and designing the same
US8883600B1 (en) 2011-12-22 2014-11-11 Suvolta, Inc. Transistor having reduced junction leakage and methods of forming thereof
US9368624B2 (en) 2011-12-22 2016-06-14 Mie Fujitsu Semiconductor Limited Method for fabricating a transistor with reduced junction leakage current
US9196727B2 (en) 2011-12-22 2015-11-24 Mie Fujitsu Semiconductor Limited High uniformity screen and epitaxial layers for CMOS devices
US9297850B1 (en) 2011-12-23 2016-03-29 Mie Fujitsu Semiconductor Limited Circuits and methods for measuring circuit elements in an integrated circuit device
US8599623B1 (en) 2011-12-23 2013-12-03 Suvolta, Inc. Circuits and methods for measuring circuit elements in an integrated circuit device
US8877619B1 (en) 2012-01-23 2014-11-04 Suvolta, Inc. Process for manufacture of integrated circuits with different channel doping transistor architectures and devices therefrom
US8970289B1 (en) 2012-01-23 2015-03-03 Suvolta, Inc. Circuits and devices for generating bi-directional body bias voltages, and methods therefor
US9093550B1 (en) 2012-01-31 2015-07-28 Mie Fujitsu Semiconductor Limited Integrated circuits having a plurality of high-K metal gate FETs with various combinations of channel foundation structure and gate stack structure and methods of making same
US9385047B2 (en) 2012-01-31 2016-07-05 Mie Fujitsu Semiconductor Limited Integrated circuits having a plurality of high-K metal gate FETs with various combinations of channel foundation structure and gate stack structure and methods of making same
US9406567B1 (en) 2012-02-28 2016-08-02 Mie Fujitsu Semiconductor Limited Method for fabricating multiple transistor devices on a substrate with varying threshold voltages
US8863064B1 (en) 2012-03-23 2014-10-14 Suvolta, Inc. SRAM cell layout structure and devices therefrom
US9424385B1 (en) 2012-03-23 2016-08-23 Mie Fujitsu Semiconductor Limited SRAM cell layout structure and devices therefrom
US10217838B2 (en) 2012-06-27 2019-02-26 Mie Fujitsu Semiconductor Limited Semiconductor structure with multiple transistors having various threshold voltages
US9299698B2 (en) 2012-06-27 2016-03-29 Mie Fujitsu Semiconductor Limited Semiconductor structure with multiple transistors having various threshold voltages
US9812550B2 (en) 2012-06-27 2017-11-07 Mie Fujitsu Semiconductor Limited Semiconductor structure with multiple transistors having various threshold voltages
US10014387B2 (en) 2012-06-27 2018-07-03 Mie Fujitsu Semiconductor Limited Semiconductor structure with multiple transistors having various threshold voltages
US8637955B1 (en) 2012-08-31 2014-01-28 Suvolta, Inc. Semiconductor structure with reduced junction leakage and method of fabrication thereof
US9105711B2 (en) 2012-08-31 2015-08-11 Mie Fujitsu Semiconductor Limited Semiconductor structure with reduced junction leakage and method of fabrication thereof
US9112057B1 (en) 2012-09-18 2015-08-18 Mie Fujitsu Semiconductor Limited Semiconductor devices with dopant migration suppression and method of fabrication thereof
US9041126B2 (en) 2012-09-21 2015-05-26 Mie Fujitsu Semiconductor Limited Deeply depleted MOS transistors having a screening layer and methods thereof
US9431068B2 (en) 2012-10-31 2016-08-30 Mie Fujitsu Semiconductor Limited Dynamic random access memory (DRAM) with low variation transistor peripheral circuits
US8816754B1 (en) 2012-11-02 2014-08-26 Suvolta, Inc. Body bias circuits and methods
US9154123B1 (en) 2012-11-02 2015-10-06 Mie Fujitsu Semiconductor Limited Body bias circuits and methods
US9319034B2 (en) 2012-11-15 2016-04-19 Mie Fujitsu Semiconductor Limited Slew based process and bias monitors and related methods
US9093997B1 (en) 2012-11-15 2015-07-28 Mie Fujitsu Semiconductor Limited Slew based process and bias monitors and related methods
US9070477B1 (en) 2012-12-12 2015-06-30 Mie Fujitsu Semiconductor Limited Bit interleaved low voltage static random access memory (SRAM) and related methods
US9112484B1 (en) 2012-12-20 2015-08-18 Mie Fujitsu Semiconductor Limited Integrated circuit process and bias monitors and related methods
US9276561B2 (en) 2012-12-20 2016-03-01 Mie Fujitsu Semiconductor Limited Integrated circuit process and bias monitors and related methods
US9268885B1 (en) 2013-02-28 2016-02-23 Mie Fujitsu Semiconductor Limited Integrated circuit device methods and models with predicted device metric variations
US9893148B2 (en) 2013-03-14 2018-02-13 Mie Fujitsu Semiconductor Limited Method for fabricating a transistor device with a tuned dopant profile
US9577041B2 (en) 2013-03-14 2017-02-21 Mie Fujitsu Semiconductor Limited Method for fabricating a transistor device with a tuned dopant profile
US9299801B1 (en) 2013-03-14 2016-03-29 Mie Fujitsu Semiconductor Limited Method for fabricating a transistor device with a tuned dopant profile
US9991300B2 (en) 2013-05-24 2018-06-05 Mie Fujitsu Semiconductor Limited Buried channel deeply depleted channel transistor
US9786703B2 (en) 2013-05-24 2017-10-10 Mie Fujitsu Semiconductor Limited Buried channel deeply depleted channel transistor
US9478571B1 (en) 2013-05-24 2016-10-25 Mie Fujitsu Semiconductor Limited Buried channel deeply depleted channel transistor
US9710006B2 (en) 2014-07-25 2017-07-18 Mie Fujitsu Semiconductor Limited Power up body bias circuits and methods
US9319013B2 (en) 2014-08-19 2016-04-19 Mie Fujitsu Semiconductor Limited Operational amplifier input offset correction with transistor threshold voltage adjustment

Also Published As

Publication number Publication date
US5060234A (en) 1991-10-22
US5329150A (en) 1994-07-12

Similar Documents

Publication Publication Date Title
US5373186A (en) Bipolar transistor with monoatomic base layer between emitter and collector layers
US4882609A (en) Semiconductor devices with at least one monoatomic layer of doping atoms
Ploog et al. Fundamental studies and device application of δ-doping in GaAs Layers and in Al x Ga 1− x As/GaAs heterostructures
US4686550A (en) Heterojunction semiconductor devices having a doping interface dipole
Ploog Delta-(-) doping in MBE-grown GaAs: concept and device application
EP0494395B1 (en) A graded channel field effect transistor
CA2066002C (en) Fabrication of quantum devices in compound semiconductor layers and resulting structures
US6218677B1 (en) III-V nitride resonant tunneling
US5495115A (en) Semiconductor crystalline laminate structure, forming method of the same, and semiconductor device employing the same
US5436468A (en) Ordered mixed crystal semiconductor superlattice device
JP2500063B2 (en) Field effect transistor
US5113231A (en) Quantum-effect semiconductor devices
JPH07101739B2 (en) Semiconductor device
US4959696A (en) Three terminal tunneling device and method
Döhler Semiconductor superlattices-a new material for research and applications
US5422902A (en) BeTe-ZnSe graded band gap ohmic contact to p-type ZnSe semiconductors
US5723872A (en) Mixed barrier resonant tunneling
US5059545A (en) Three terminal tunneling device and method
Döhler The physics and applications of nipi doping superlattices
US5216260A (en) Optically bistable semiconductor device with pairs of monoatomic layers separated by intrinsic layers
US5012301A (en) Three terminal semiconductor device
US4851886A (en) Binary superlattice tunneling device and method
EP0205164B1 (en) Semiconductor device structure
US5024967A (en) Doping procedures for semiconductor devices
EP0197052B1 (en) A novel semiconductor device

Legal Events

Date Code Title Description
REMI Maintenance fee reminder mailed
FEPP Fee payment procedure

Free format text: PETITION RELATED TO MAINTENANCE FEES FILED (ORIGINAL EVENT CODE: PMFP); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY

FEPP Fee payment procedure

Free format text: PETITION RELATED TO MAINTENANCE FEES GRANTED (ORIGINAL EVENT CODE: PMFG); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY

FP Lapsed due to failure to pay maintenance fee

Effective date: 19981213

SULP Surcharge for late payment
PRDP Patent reinstated due to the acceptance of a late maintenance fee

Effective date: 19990709

REMI Maintenance fee reminder mailed
LAPS Lapse for failure to pay maintenance fees
STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20021213