US5261155A - Method for bonding flexible circuit to circuitized substrate to provide electrical connection therebetween using different solders - Google Patents
Method for bonding flexible circuit to circuitized substrate to provide electrical connection therebetween using different solders Download PDFInfo
- Publication number
- US5261155A US5261155A US08/014,291 US1429193A US5261155A US 5261155 A US5261155 A US 5261155A US 1429193 A US1429193 A US 1429193A US 5261155 A US5261155 A US 5261155A
- Authority
- US
- United States
- Prior art keywords
- solder
- substrate
- conductor
- substrates
- circuitized
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
- H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/4985—Flexible insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01R—ELECTRICALLY-CONDUCTIVE CONNECTIONS; STRUCTURAL ASSOCIATIONS OF A PLURALITY OF MUTUALLY-INSULATED ELECTRICAL CONNECTING ELEMENTS; COUPLING DEVICES; CURRENT COLLECTORS
- H01R12/00—Structural associations of a plurality of mutually-insulated electrical connecting elements, specially adapted for printed circuits, e.g. printed circuit boards [PCB], flat or ribbon cables, or like generally planar structures, e.g. terminal strips, terminal blocks; Coupling devices specially adapted for printed circuits, flat or ribbon cables, or like generally planar structures; Terminals specially adapted for contact with, or insertion into, printed circuits, flat or ribbon cables, or like generally planar structures
- H01R12/50—Fixed connections
- H01R12/51—Fixed connections for rigid printed circuits or like structures
- H01R12/52—Fixed connections for rigid printed circuits or like structures connecting to other rigid printed circuits or like structures
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/36—Assembling printed circuits with other printed circuits
- H05K3/361—Assembling flexible printed circuits with other printed circuits
- H05K3/363—Assembling flexible printed circuits with other printed circuits by soldering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01012—Magnesium [Mg]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01077—Iridium [Ir]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/14—Structural association of two or more printed circuits
- H05K1/141—One or more single auxiliary printed circuits mounted on a main printed circuit, e.g. modules, adapters
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/03—Conductive materials
- H05K2201/0332—Structure of the conductor
- H05K2201/0388—Other aspects of conductors
- H05K2201/0394—Conductor crossing over a hole in the substrate or a gap between two separate substrate parts
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10431—Details of mounted components
- H05K2201/10439—Position of a single component
- H05K2201/10477—Inverted
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
- H05K2201/10621—Components characterised by their electrical contacts
- H05K2201/10666—Plated through-hole for surface mounting on PCB
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
- H05K2201/10621—Components characterised by their electrical contacts
- H05K2201/10681—Tape Carrier Package [TCP]; Flexible sheet connector
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
- H05K2201/10621—Components characterised by their electrical contacts
- H05K2201/10734—Ball grid array [BGA]; Bump grid array
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
- H05K2201/10954—Other details of electrical connections
- H05K2201/10984—Component carrying a connection agent, e.g. solder, adhesive
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
- H05K2201/10954—Other details of electrical connections
- H05K2201/10992—Using different connection materials, e.g. different solders, for the same connection
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/04—Soldering or other types of metallurgic bonding
- H05K2203/041—Solder preforms in the shape of solder balls
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/04—Soldering or other types of metallurgic bonding
- H05K2203/0415—Small preforms other than balls, e.g. discs, cylinders or pillars
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
- H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
- H05K3/3452—Solder masks
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49126—Assembling bases
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49128—Assembling formed circuit to base
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/4913—Assembling to base an electrical component, e.g., capacitor, etc.
- Y10T29/49144—Assembling to base an electrical component, e.g., capacitor, etc. by metal fusion
Definitions
- This invention relates to the provision of electrical connections between two circuit members, particularly where one of these is a flexible circuit which may be utilized in an electronic package or the like. As used therein, such flexible circuits are also referred to as flexible thin film carriers.
- the present invention defines a method of forming such electrical connections between a flexible circuit and substrate for use within structures such as electronic packages in order that relatively high circuit densities are attained. As will be further defined, these connections and the resulting structure are accomplished using solder. Even more particularly, such connections are achieved without use of a separate chemical flux or the like.
- soldering represents a common technique for joining various objects together, including thin film and other circuits, as well as between flexible circuits and electronic devices (chips).
- the conductive portions of these structures usually metallic, e.g., copper
- a flux-filled solder paste is screen-printed onto one of the conductive portions and heated to a molten state in order that the molten solder coats the portions of these objects which in turn have been coated with such flux. Thereafter, the molten solder is cooled to form a joint between the two objects.
- solder bonds are commonly used.
- an electronic device semiconductor chip
- a packaging substrate thin film structure
- the surface of the chip having contact locations is positioned facing the flexible, thin film circuit member.
- the contact locations on the chip and the respective thin film conductive elements are electrically connected using solder structures, also referred to as controlled collapse chip connections (C4's).
- the present invention provides another significant improvement over currently known soldering techniques for performing electrical connections in miniaturized electronic packages.
- the method as defined herein assures sound, effective electrical connections between extremely small circuit members, particularly those found on the package's flexible circuit and the circuitized substrate (printed circuit board) to which it is to be bonded and electrically coupled.
- the defined method is relatively safe and can be adapted to mass production techniques, thus reducing the overall cost of such a final package structure.
- a method of bonding two circuitized substrates to provide an electrical interconnection therebetween involves the steps of providing at least one conductive pad on a first substrate comprised of an organic dielectric material, providing a quantity of organic dewetting material of a predetermined configuration substantially adjacent the conductive pad, applying a quantity of solder paste having a first melting point over the conductive pad and at least part of the organic dewetting material, providing a second substrate including a dielectric material having an aperture therein and at least one conductor located within and/or bridging the aperture, the second substrate being flexible in nature, securing a solder member having a second melting point greater than said first melting point to the conductor, aligning the second substrate having the solder member secured to the conductor relative to the first substrate such that the solder member engages the solder paste, heating the first and second substrates to a temperature substantially equal to or above said first melting point but less than said second melting point sufficient to cause the solder paste to dewet from the organic
- FIGS. 1-6 represent the various steps in bonding a pair of circuitized substrates to provide an electrical connection therebetween in accordance with one embodiment of the invention
- FIG. 7 is a partial view of an embodiment of a second substrate, including a bridging conductor across an aperture within the substrate's dielectric, as used in the method illustrated in FIGS. 1-6;
- FIGS. 8 and 9 represent alternative embodiments of second substrates, and particularly the conductors for use therein, which may be used in the present invention.
- FIG. 10 is a plan view, on a reduced scale over those views in FIGS. 1-9, illustrating an electronic package produced in accordance with the teachings of the invention, the package in FIG. 10 shown to include a frame member as part thereof.
- FIGS. 1-6 there are shown the various steps of bonding a pair of circuitized substrates to provide a sound, effective electrical connection therebetween in accordance with one embodiment of the invention.
- the invention is able to provide several such connections in a substantially simultaneous manner, if desired. Only one such connection will be described herein, for illustration purposes.
- the invention is particularly directed to the bonding of a flexible, thin film circuitized substrate to a more rigid, circuitized substrate, a particular example of the latter being a printed circuit board. It is to be understood, however, that the invention is not limited to attachment to printed circuit boards, in that other circuitized substrates, including known ceramic substrates, may be employed.
- flexible circuit as used herein is meant to define a flexible substrate of at least one layer of dielectric material (e.g., polyimide) having at least one conductive layer thereon.
- dielectric material e.g., polyimide
- circuitized substrate 13 for use in the present invention.
- Circuitized substrate 13 includes a dielectric 15, preferably of a type known in the art.
- the first circuitized substrate may comprise a printed circuit board, and thus the dielectric 15 is of a material, e.g., fiberglass reinforced epoxy resin, as typically used therein.
- the invention is adaptable to printed circuit boards of the multilayered variety including therein a plurality of electrically conducting layers 17 and 19, which layers are also of a material (e.g., copper) known in the art.
- Printed circuit boards of this type are known, as well as the processes for making same, and further definition is not believed necessary.
- Such structures may include many more electrically conductive layers than those depicted in FIGS. 3-6, depending on the desired operational characteristics. As is known, such electrically conductive layers may function as signal, power and/or ground layers.
- the aforementioned dielectric material e.g., epoxy resin
- the aforementioned dielectric material is an organic dielectric material.
- Conductive pad 23 is preferably copper or similar highly conductive material, as is known in the art. Conductive pad 23 is preferably positioned on substrate 13 by known deposition techniques, a preferred such technique being plating or lamination (wherein copper sheet material is laminated to the dielectric at elevated temperatures and pressures). As stated, the invention is adapted for providing a plurality of electrical connections in a simultaneous manner between the described two substrates. In one example, a total of about 500 conductive pads 23 may be applied to the upper surface 21 of substrate 13.
- pads 23 can be arranged in any pattern, including, for example, a substantially square pattern with approximately 0.050 inch spacings therebetween. Other patterns are also clearly possible. Patterns of such pads at spacings such as the above are understood to be high density patterns. Understandably, each of these pads will be electrically connected to a respective conductor within the flexible circuitized substrate being joined. Further description of this connection is provided hereinbelow.
- the next step involves application of an organic dewetting material 25 adjacent pad 23.
- the preferred dewetting material is an organic material, with one example being a photosensitive, lacquer-forming substance capable of being applied in liquid form atop substrate 13 and subsequently cured.
- One particular example of such a material is Probimer 52, available from the Ciba-Geigy Corporation. (Probimer is a registered trademark of the Ciba-Geigy Corporation.)
- Probimer 52 is a liquid applied cinnamate/epoxy composition containing light sensitive chalcone groups and a thermal hardener for curing the epoxide groups.
- the next step in the method of the invention involves application of a quantity of solder paste 27 to substantially cover the entire upper surface of pad 23 and, significantly, portions of dewetting material 25, particularly the curved sides thereof immediately adjacent pad 23.
- organic dewetting material 25 is of substantially curvilinear shape at the location nearest the outer edges of pad 23. Additionally, the dewetting material 25 is also slightly thicker than the pad, particularly at these immediately adjacent locations.
- solder paste is 63:37 tin-lead solder, although the invention is not limited to this particular type.
- 63:37 tin-lead solder is meant to define a solder composition which comprises about 63 percent tin and about 37 percent lead.
- a typical example of this type of paste includes 80% solder solids and 20% flux paste, although this application is not limited to this ratio.
- Solder paste 27, as stated, is applied in paste-like form, preferably using a screening procedure known in the art. During such a procedure, a screen made of compatible material (e.g., stainless steel) is aligned to and placed in contact with pads 23. The thickness of the screen and sizes of openings in the screen correspond to and define the desired thickness and area of solder paste.
- Solder paste is dispensed onto the screen, and a suitable squeegee type device is dragged across the screen, forcing the paste through the holes in the screen and into contact with pads 23. The screen is then removed, leaving the desired quantity of paste 27 on each pad 23.
- the next step of the invention involves strategically positioning a thin flexible circuitized substrate 31 (FIGS. 1, 2, 5 and 6) relative to substrate 13.
- substrate 31 is located substantially parallel to the substantially planar substrate 13 during such positioning and contact.
- a preferred device for use in aligning substrates 13 and 31 is defined hereinbelow regarding the description of FIG. 10.
- substrate 31 includes a dielectric material 33, (e.g., polyimide) having a conductive layer 35 (e.g., copper) thereon.
- the flexible substrate 31 includes an aperture 37 therein, which aperture must align strategically with respect to paste 27.
- aperture 37 and the corresponding conductive pad 23 were both of substantially cylindrical configuration such that the axes thereof are aligned coincidentally to achieve the orientation depicted in FIG. 5. Attention is also directed to FIG. 7 for another illustration (perspective) of aperture 37.
- the conductor 39 which forms part of the conductive layer 35, bridges aperture 37 in the manner shown in both FIGS. 1, 2, 5, 6 and 7. This is considered a significant aspect of the present invention for reasons stated below.
- FIG. 7 illustrates the conductor 39 as completely bridging aperture 37, the teachings of the invention are readily adaptable to a thin flexible circuitized substrate wherein the conductor is also located substantially within aperture 37.
- conductor 39' is shown in the form of a plated-through-hole (PTH), examples of which are known in the art of printed circuit board technology.
- conductor 39' includes a quantity of copper material located along the inner walls of aperture 37, which conductive material may extend over onto both upper and lower surfaces of the substrate's dielectric 33.
- Conductor 39 may also include additional features not illustrated herein. For example, suitable apertures, notches, indentations, etc. may be provided therein for enhanced flexibility during the manufacturing process.
- the conductor may also be curvilinear rather than substantially planar shaped as illustrated in FIG. 7. Still further, it is also understood that aperture 37 is not limited to the substantially cylindrical shape illustrated in the drawings. Other shapes, including oval and rectangular, are acceptable.
- the particular bridging location depicted in FIG. 7 is not meant to limit the invention, in that it is also possible to bond flexible substrates wherein the bridging conductor is located along a lower surface of the substrate's dielectric 33 in comparison to that depicted in FIGS. 1, 2, 5 and 6, one such example illustrated in FIG. 8.
- the invention is particularly adapted to flexible circuitized substrates possessing conductors arranged in accordance with the examples illustrated in FIGS. 7-9.
- solder member 32 Prior to positioning substrate 31 (and aperture 37) relative to pad 23, the aforementioned solder member 32 is secured to the bridging conductor 39, the solder member being so secured within aperture 37.
- Solder member 32 preferably of substantially spherical configuration (as shown in FIGS. 1, 2 and 5), is preferably 10:90 tin:lead solder, having a melting point greater than the corresponding melting point for solder paste 27.
- 10:90 solder as used herein, possesses a melting point within the range of from about 300 degrees Celsius (C.) to about 350 degrees C., while solder paste 27 possesses a melting point within the range of from about 170 degrees C. to about 225 degrees C.
- solder members 32 are preferably oriented within a suitable container 41 (e.g., titanium) such that each member is positioned within a respective indentation 42 therein.
- a suitable container 41 e.g., titanium
- Substrate 31 is then aligned over the contained members such that each aperture 37 aligns with a respective member.
- the substrate is then lowered until bridging conductor 39 and solder member 32 contact is made.
- Heat e.g., about 300 degrees C. to about 350 degrees C., is then applied to melt member 32, at least in the location of contact with conductor 39. This heat may be applied directly onto member 32 or onto conductor 39 with heat transference onto member 32.
- a preferred application of such heat is achieved using a microweld where heat is generated via a short pulse of applied voltage/current.
- substrate 31 and solder member 32 may be positioned within a suitable oven (see more below) to effect solder reflow and bonding to the extent depicted in FIG. 2.
- hot nitrogen gas may be directed onto the solder member. Once this heating is complete, substrate 31 and secured member 32 are aligned, precisely, relative to paste 27 and contact made between member 32 and paste 27, as illustrated in FIG. 5. Such alignment may also be facilitated using the frame structure described hereinbelow.
- the next step in the invention involves heating the substrates, preferably within an oven, to a predetermined temperature sufficient to cause solder paste 27 to "ball up" and substantially surround the substantially spherical solder member 32 to form the cross-sectional configuration depicted in FIG. 6.
- This formation results in the formed, combined solder structure physically interconnecting the bridging conductor 39 and pad 23 for eventual permanent connection thereto.
- the organic dewetting material 25 functions to assure that the defined heated solder 27 will not wet thereto while also facilitating formation of the aforementioned surrounding configuration.
- this dewetting material assures ready formation of the solder paste 27 to the surrounding member (27') shown in FIG. 6. This is considered a significant aspect of the invention in that it not only assures a desired ultimate configuration for the combined solder structure but also assures sound physical connection between adjacent conductors 23 and 39.
- Both substrates were located within the oven for a period of from about 1.5 minutes to about 5.0 minutes, depending on the soldering compositions used.
- the temperature to which these substrates were heated ranged from about 170 degrees Celsius (C.) to about 225 degrees C., or, significantly, substantially equal to or higher than the melting point of paste 27 but lower than solder member 32. Significantly, these temperatures had no adverse affect on either organic substrate, both during this operation as well as during operation thereof subsequently.
- both substrates were removed from the oven and allowed to cool, resulting in final solidification of the combined solder structure (27 and 32).
- the result of this method as defined above is a bonding between substrates 13 and 31 to provide sound electrical connection between respective electrical connectors thereof.
- Such a procedure, as defined is relatively simple in operation and may thus be adapted to mass production techniques for greater cost effectiveness. In one example of the invention, a total of about 500 connections may be simultaneously provided two circuitized substrates of the type defined herein.
- a printed circuit board was utilized for substrate 13 and possessed an overall thickness of about 0.060 inch.
- Cylindrical pads 23 of copper were applied, each having an outer diameter of about 0.010 inch and a corresponding thickness of about 0.0014 inch.
- the defined Probimer 52 organic dewetting material was applied adjacent each pad, this material having a thickness of about 0.003 inch.
- a volume of about 3.1 ⁇ 10 -6 cubic inches of solder paste 27 was applied per conductive pad 23, using the defined screening technique. This solder paste material possessed an average thickness of about 0.010 inch.
- the corresponding flexible circuitized substrate was located at a distance ("D" in FIG.
- solder member 32 a spherical-shaped ball having a diameter of about 0.025 inch and attached to conductor 39 as described herein, was partly imbedded in paste 27 prior to reflow. Understandably, the above thicknesses and spacing are considered important in order to attain the final bond and connection taught herein.
- FIG. 10 there is shown a frame member 47 which may be utilized in performing the steps of the present invention, particularly for the purpose of maintaining the thin flexible substrate 31 substantially parallel to the planar substrate 13 to which it is to be bonded and electrically connected.
- the flexible substrate 31 Prior to such attachment, however, the flexible substrate 31 is preferably electrically coupled to a semiconductor device (chip) 43 in a manner known in the art.
- a semiconductor device chip
- Such a device may be electrically connected to respective circuitry (not shown) on substrate 31 using a plurality of solder joints 45, formed in accordance with known techniques of the art.
- C4 standing for controlled collapse chip connection, wherein a plurality of solder balls are attached to respective contact sites on the chip and the chip then aligned with desired circuitry on the flexible substrate and bonded thereto.
- a flexible circuitized substrate including those having semiconductor devices thereon, are illustrated and defined in U.S. Pat. Nos. 4,849,856, 4,914,551 and 4,937,707.
- the dielectric portion thereof is stretched across the frame 47 in the manner shown in FIG. 10. This may be accomplished by stretching the substrate's flexible dielectric across opposing frame sides 51 and securing the peripheral edges of the substrate thereto.
- a preferred method for achieving such securement is to use a plurality of pins 53 which pass through provided apertures within the substrate's outer periphery and into capture holes located within the opposed sides 51.
- a substantially rectangularly shaped frame (having four substantially equal length sides 51) is utilized to accommodate a similarly configured circuitized substrate 31 having a semiconductor device electrically coupled at the approximate center thereof.
- substrate 31' may be retained on the frame sides 51 using an adhesive or the like, if a more permanent type of securement is desired.
- this subassembly is then located on the upper surface of substrate 13 to assume the position depicted in FIG. 10.
- the aforementioned solder bonding operations as illustrated in FIGS. 5 and 6 may occur. That is, the described stretching frame is used to facilitate positioning of the flexible circuitized substrate 31 at the appropriate step in the method illustrated in FIGS. 5 and 6.
- Use of such a frame 47 thus serves to strategically position the flexible thin substrate at the desired, critical distance from the planar circuitized substrate 13, as is essential to achieve the bonding method taught herein.
- frame 47 may be further utilized to position substrate 31 relative to solder members 32 (as shown in FIG. 1) prior to attachment of members 32 thereto.
- Frame 47 is preferably of plastic material, a suitable example being Ryton, a known high temperature plastic. (Ryton is a trademark of Phillips Petroleum Company.) This is not meant to limit the invention, however, in that other materials, including stainless steel and copper may be used.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Combinations Of Printed Boards (AREA)
Abstract
A method of bonding a flexible circuitized substrate to a circuitized substrate (e.g., printed circuit board) to interconnect selected circuitry of both substrates using solder. Solder paste is applied over conductive pads on the circuitized substrate and organic dewetting material (e.g., epoxy coating) adjacent thereto. The flexible substrate, having conductors located within and/or traversing an aperture in the flexible substrate's dielectric, is positioned above the solder paste and heat is applied (e.g., in an oven). The paste, dewetting from the organic material, "balls up" and substantially surrounds a solder member (ball) attached to a bridging portion of the flexible substrate's conductor, thereby connecting both substrates. A frame member may be used to align the flexible substrate, both during solder member attachment thereto, as well as for aligning the flexible substrate having solder members attached, to the respective solder paste locations on the lower substrate.
Description
This is a continuation of copending application(s) Ser. No. 07/743,970 filed on Aug. 12, 1991 now U.S. Pat. No. 5,203,075.
This invention relates to the provision of electrical connections between two circuit members, particularly where one of these is a flexible circuit which may be utilized in an electronic package or the like. As used therein, such flexible circuits are also referred to as flexible thin film carriers.
In Ser. No. (S.N.) 07/578,711, filed Sep. 7, 1990 and entitled, "Method of Bonding Thin Film Electronic Device" (inventors: J. G. Ameen et al), there is defined a method of forming electrical connections, using solder, between a flexible film carrier and a semiconductor device (e.g., chip) wherein hot gas (e.g., nitrogen) is directed through a screen member to heat bridging leads in the flexible carrier to in turn cause these to heat the respective solder mounds to which these leads are engaged. The resulting structure may form part of an electronic package. This application is assigned to the same assignee as the present invention, and is incorporated herein by reference. Ser. No. 07/578,711 is now U.S. Pat. No. 5,057,969.
In Ser. No. 07/745,139, now U.S. Pat. No. 5,133,495 and entitled "Method of Bonding Flexible Circuit To Circuitized Substrate To Provide Electrical Connection Therebetween" (inventors: C. G. Angulas et al), there is defined a method for bonding two substrates wherein a solder paste is used. A second substrate is aligned over the paste (located on the first) and contact made between both substrates, either with the solder in "balled up" form or during such formation.
Electronic packages which include at least one thin film, flexible circuit member as an integral part thereof are known in the industry, with examples being defined in U.S. Pat. Nos. 4,849,856 (J. Funari et al) and 4,914,551 (M. Anschel et al), both of which are assigned to the same assignee as the instant invention. In a more recent patent, also assigned to the same assignee as the present invention, there is defined a more specific example of such a flexible thin film carrier. See U.S. Pat. No. 4,937,707 (D. G. McBride et al). As mentioned therein, a main objective in the design of such circuit members and electronic packages is to provide these with as high current densities as possible within a minimum of space. Such miniaturization efforts, while providing several highly advantageous features, also present various engineering problems in both the manufacture and operation of these structures. In the aforementioned U.S. Pat. Nos. 4,849,356 and 4,914,551, for example, solutions to assure effective package heat removal during operation as well as facilitating package assembly are defined. The above three patents are incorporated herein by reference.
One particular problem facing designers of electronic packages containing thin film circuit structures is the essential requirement to provide sound electrical connections between the relatively large number of extremely small conductive elements (e.g., signal and/or ground) of the flexible circuit and the respective conductor locations at the circuitized substrate (e.g., printed circuit board to which the flexible circuit (and the chip thereon) is electrically coupled. As will be defined herein, the present invention defines a method of forming such electrical connections between a flexible circuit and substrate for use within structures such as electronic packages in order that relatively high circuit densities are attained. As will be further defined, these connections and the resulting structure are accomplished using solder. Even more particularly, such connections are achieved without use of a separate chemical flux or the like.
As is known, soldering represents a common technique for joining various objects together, including thin film and other circuits, as well as between flexible circuits and electronic devices (chips). Typically, the conductive portions of these structures (usually metallic, e.g., copper) have been coated with a chemical flux prior to joining. Solid solder is then placed between the flux-coated objects or a flux-filled solder paste is screen-printed onto one of the conductive portions and heated to a molten state in order that the molten solder coats the portions of these objects which in turn have been coated with such flux. Thereafter, the molten solder is cooled to form a joint between the two objects.
In microelectronic applications (e.g., for electronic package structures as defined herein), solder bonds are commonly used. In one technique, an electronic device (semiconductor chip) is mounted onto a packaging substrate (thin film structure) in a "flip-chip" orientation. In this orientation, the surface of the chip having contact locations is positioned facing the flexible, thin film circuit member. The contact locations on the chip and the respective thin film conductive elements are electrically connected using solder structures, also referred to as controlled collapse chip connections (C4's).
In the aforementioned Ser. No. 07/578,711, the method defined therein represents a significant improvement in providing flexible circuit-semiconductor device connections. Use of flux has been substantially eliminated. The method defined in U.S. Pat. No. 4,937,006, also assigned to the same assignee as the present invention, represents yet another improvement over existing and other previous techniques, primarily through effective gas direction control onto the respective solder mounds which form part of the connections being formed. U.S. Pat. No. 4,937,006 is also incorporated herein by reference.
As defined below, the present invention provides another significant improvement over currently known soldering techniques for performing electrical connections in miniaturized electronic packages. The method as defined herein assures sound, effective electrical connections between extremely small circuit members, particularly those found on the package's flexible circuit and the circuitized substrate (printed circuit board) to which it is to be bonded and electrically coupled. The defined method is relatively safe and can be adapted to mass production techniques, thus reducing the overall cost of such a final package structure.
It is believed that a method of providing electrical interconnections between two circuitized substrates (e.g., a thin film flexible circuit and a printed circuit board) possessing the several advantageous features described herein would constitute a significant advancement in the art, including particularly the art of electronic packages in which such substrates are particularly suited for use.
It is, therefore, a primary object of the present invention to enhance the art of electrical connections between circuit members, and particularly the art of electronic packaging wherein such members may be utilized.
It is a further object of the invention to provide a method of forming sound, effective electrical connections between flexible film circuitized substrates (carriers) and an associated circuitized substrate for possible eventual use within an electronic package, wherein such connections can be accomplished in a safe and expeditious manner.
It is yet another object of the invention to provide a method as stated above which provides such connections in high circuit density configurations to thus substantially meet the miniaturization demands in today's packaging industry.
In accordance with one aspect of this invention, there is provided a method of bonding two circuitized substrates to provide an electrical interconnection therebetween wherein the method involves the steps of providing at least one conductive pad on a first substrate comprised of an organic dielectric material, providing a quantity of organic dewetting material of a predetermined configuration substantially adjacent the conductive pad, applying a quantity of solder paste having a first melting point over the conductive pad and at least part of the organic dewetting material, providing a second substrate including a dielectric material having an aperture therein and at least one conductor located within and/or bridging the aperture, the second substrate being flexible in nature, securing a solder member having a second melting point greater than said first melting point to the conductor, aligning the second substrate having the solder member secured to the conductor relative to the first substrate such that the solder member engages the solder paste, heating the first and second substrates to a temperature substantially equal to or above said first melting point but less than said second melting point sufficient to cause the solder paste to dewet from the organic dewetting material and form substantially about the solder member, and thereafter cooling the formed solder to provide an electrical interconnection and bond between both substrates.
FIGS. 1-6 represent the various steps in bonding a pair of circuitized substrates to provide an electrical connection therebetween in accordance with one embodiment of the invention;
FIG. 7 is a partial view of an embodiment of a second substrate, including a bridging conductor across an aperture within the substrate's dielectric, as used in the method illustrated in FIGS. 1-6;
FIGS. 8 and 9 represent alternative embodiments of second substrates, and particularly the conductors for use therein, which may be used in the present invention; and,
FIG. 10 is a plan view, on a reduced scale over those views in FIGS. 1-9, illustrating an electronic package produced in accordance with the teachings of the invention, the package in FIG. 10 shown to include a frame member as part thereof.
For a better understanding of the invention, together with other and further objects, advantages and capabilities thereof, reference is made to the following disclosure and appended claims in connection with the above-described drawings.
In FIGS. 1-6, there are shown the various steps of bonding a pair of circuitized substrates to provide a sound, effective electrical connection therebetween in accordance with one embodiment of the invention. As understood from the teachings herein, the invention is able to provide several such connections in a substantially simultaneous manner, if desired. Only one such connection will be described herein, for illustration purposes.
As also defined herein, the invention is particularly directed to the bonding of a flexible, thin film circuitized substrate to a more rigid, circuitized substrate, a particular example of the latter being a printed circuit board. It is to be understood, however, that the invention is not limited to attachment to printed circuit boards, in that other circuitized substrates, including known ceramic substrates, may be employed.
By the term "flexible circuit" as used herein is meant to define a flexible substrate of at least one layer of dielectric material (e.g., polyimide) having at least one conductive layer thereon. Examples of such thin film flexible substrates, particularly those ideally suited for utilization in electronic packages, are defined in the aforementioned U.S. Pat. Nos. 4,849,356, 4,914,551 and 4,937,707, all of which are assigned to the same assignee as the present invention. More recent versions of such substrates may include at least one additional conductive layer as part thereof (as in U.S. Pat. No. 4,937,707), and it is understood that such a circuit member may be utilized in the present invention.
In FIG. 3, there is shown a first circuitized substrate 13 for use in the present invention. Circuitized substrate 13 includes a dielectric 15, preferably of a type known in the art. As stated above, the first circuitized substrate may comprise a printed circuit board, and thus the dielectric 15 is of a material, e.g., fiberglass reinforced epoxy resin, as typically used therein. Additionally, the invention is adaptable to printed circuit boards of the multilayered variety including therein a plurality of electrically conducting layers 17 and 19, which layers are also of a material (e.g., copper) known in the art. Printed circuit boards of this type are known, as well as the processes for making same, and further definition is not believed necessary. Such structures may include many more electrically conductive layers than those depicted in FIGS. 3-6, depending on the desired operational characteristics. As is known, such electrically conductive layers may function as signal, power and/or ground layers. As is understood, the aforementioned dielectric material (e.g., epoxy resin) is an organic dielectric material.
On an upper surface 21 of substrate 13 there is positioned at least one conductive pad 23 which, as defined herein, will eventually be electrically connected to an associated electrical conductor which forms part of a flexible circuitized substrate (FIGS. 1, 2, 5, 6 and 7). Conductive pad 23 is preferably copper or similar highly conductive material, as is known in the art. Conductive pad 23 is preferably positioned on substrate 13 by known deposition techniques, a preferred such technique being plating or lamination (wherein copper sheet material is laminated to the dielectric at elevated temperatures and pressures). As stated, the invention is adapted for providing a plurality of electrical connections in a simultaneous manner between the described two substrates. In one example, a total of about 500 conductive pads 23 may be applied to the upper surface 21 of substrate 13. Significantly, pads 23 can be arranged in any pattern, including, for example, a substantially square pattern with approximately 0.050 inch spacings therebetween. Other patterns are also clearly possible. Patterns of such pads at spacings such as the above are understood to be high density patterns. Understandably, each of these pads will be electrically connected to a respective conductor within the flexible circuitized substrate being joined. Further description of this connection is provided hereinbelow.
With pad 23 in place, the next step, as shown in FIG. 4, involves application of an organic dewetting material 25 adjacent pad 23. The preferred dewetting material is an organic material, with one example being a photosensitive, lacquer-forming substance capable of being applied in liquid form atop substrate 13 and subsequently cured. One particular example of such a material is Probimer 52, available from the Ciba-Geigy Corporation. (Probimer is a registered trademark of the Ciba-Geigy Corporation.) Probimer 52 is a liquid applied cinnamate/epoxy composition containing light sensitive chalcone groups and a thermal hardener for curing the epoxide groups. It may be conformally applied at approximately 38 percent solids and containing approximately 20 to 25 percent by weight resins of an inert organic filler such as magnesium silicate. It is to be understood that the invention is not limited to this particular material in that other organic dewetting materials may be utilized. Attention is also directed to U.S. Pat. No. 4,544,623 wherein photosensitive protective coatings for use on circuit boards are defined. U.S. Pat. No. 4,544,623 is incorporated herein by reference.
With dewetting material 25 in position adjacent (and, as shown in the drawings, contiguous) pad 23 and subsequently cured, the next step in the method of the invention involves application of a quantity of solder paste 27 to substantially cover the entire upper surface of pad 23 and, significantly, portions of dewetting material 25, particularly the curved sides thereof immediately adjacent pad 23. As shown in FIGS. 4 and 5, organic dewetting material 25 is of substantially curvilinear shape at the location nearest the outer edges of pad 23. Additionally, the dewetting material 25 is also slightly thicker than the pad, particularly at these immediately adjacent locations.
The preferred solder paste is 63:37 tin-lead solder, although the invention is not limited to this particular type. By the term 63:37 tin-lead solder is meant to define a solder composition which comprises about 63 percent tin and about 37 percent lead. A typical example of this type of paste includes 80% solder solids and 20% flux paste, although this application is not limited to this ratio. Solder paste 27, as stated, is applied in paste-like form, preferably using a screening procedure known in the art. During such a procedure, a screen made of compatible material (e.g., stainless steel) is aligned to and placed in contact with pads 23. The thickness of the screen and sizes of openings in the screen correspond to and define the desired thickness and area of solder paste. Solder paste is dispensed onto the screen, and a suitable squeegee type device is dragged across the screen, forcing the paste through the holes in the screen and into contact with pads 23. The screen is then removed, leaving the desired quantity of paste 27 on each pad 23.
With paste 27 in place (FIG. 4), the next step of the invention involves strategically positioning a thin flexible circuitized substrate 31 (FIGS. 1, 2, 5 and 6) relative to substrate 13. Preferably, substrate 31 is located substantially parallel to the substantially planar substrate 13 during such positioning and contact. A preferred device for use in aligning substrates 13 and 31 is defined hereinbelow regarding the description of FIG. 10. As mentioned, substrate 31 includes a dielectric material 33, (e.g., polyimide) having a conductive layer 35 (e.g., copper) thereon. Significantly, the flexible substrate 31 includes an aperture 37 therein, which aperture must align strategically with respect to paste 27. In one example of the invention, aperture 37 and the corresponding conductive pad 23 were both of substantially cylindrical configuration such that the axes thereof are aligned coincidentally to achieve the orientation depicted in FIG. 5. Attention is also directed to FIG. 7 for another illustration (perspective) of aperture 37. In accordance with the teachings of the invention, the conductor 39, which forms part of the conductive layer 35, bridges aperture 37 in the manner shown in both FIGS. 1, 2, 5, 6 and 7. This is considered a significant aspect of the present invention for reasons stated below. Although the embodiment of FIG. 7 illustrates the conductor 39 as completely bridging aperture 37, the teachings of the invention are readily adaptable to a thin flexible circuitized substrate wherein the conductor is also located substantially within aperture 37. One such example of this conductor-dielectric embodiment is illustrated in FIG. 9, wherein the conductor 39' is shown in the form of a plated-through-hole (PTH), examples of which are known in the art of printed circuit board technology. Understandably, conductor 39' includes a quantity of copper material located along the inner walls of aperture 37, which conductive material may extend over onto both upper and lower surfaces of the substrate's dielectric 33. Conductor 39 may also include additional features not illustrated herein. For example, suitable apertures, notches, indentations, etc. may be provided therein for enhanced flexibility during the manufacturing process. The conductor may also be curvilinear rather than substantially planar shaped as illustrated in FIG. 7. Still further, it is also understood that aperture 37 is not limited to the substantially cylindrical shape illustrated in the drawings. Other shapes, including oval and rectangular, are acceptable.
It is also understood from the teachings herein that the particular bridging location depicted in FIG. 7 is not meant to limit the invention, in that it is also possible to bond flexible substrates wherein the bridging conductor is located along a lower surface of the substrate's dielectric 33 in comparison to that depicted in FIGS. 1, 2, 5 and 6, one such example illustrated in FIG. 8. Thus, the invention is particularly adapted to flexible circuitized substrates possessing conductors arranged in accordance with the examples illustrated in FIGS. 7-9.
Prior to positioning substrate 31 (and aperture 37) relative to pad 23, the aforementioned solder member 32 is secured to the bridging conductor 39, the solder member being so secured within aperture 37. Solder member 32, preferably of substantially spherical configuration (as shown in FIGS. 1, 2 and 5), is preferably 10:90 tin:lead solder, having a melting point greater than the corresponding melting point for solder paste 27. 10:90 solder, as used herein, possesses a melting point within the range of from about 300 degrees Celsius (C.) to about 350 degrees C., while solder paste 27 possesses a melting point within the range of from about 170 degrees C. to about 225 degrees C. Several solder members 32 are preferably oriented within a suitable container 41 (e.g., titanium) such that each member is positioned within a respective indentation 42 therein. Substrate 31 is then aligned over the contained members such that each aperture 37 aligns with a respective member. The substrate is then lowered until bridging conductor 39 and solder member 32 contact is made. Heat, e.g., about 300 degrees C. to about 350 degrees C., is then applied to melt member 32, at least in the location of contact with conductor 39. This heat may be applied directly onto member 32 or onto conductor 39 with heat transference onto member 32. A preferred application of such heat is achieved using a microweld where heat is generated via a short pulse of applied voltage/current. Such microweld devices are known and further description is not believed necessary. Alternatively, substrate 31 and solder member 32 may be positioned within a suitable oven (see more below) to effect solder reflow and bonding to the extent depicted in FIG. 2. As yet another alternative, hot nitrogen gas may be directed onto the solder member. Once this heating is complete, substrate 31 and secured member 32 are aligned, precisely, relative to paste 27 and contact made between member 32 and paste 27, as illustrated in FIG. 5. Such alignment may also be facilitated using the frame structure described hereinbelow.
With both circuitized substrates 13 and 31 positioned in the manner described herein and as shown in FIG. 5, the next step in the invention involves heating the substrates, preferably within an oven, to a predetermined temperature sufficient to cause solder paste 27 to "ball up" and substantially surround the substantially spherical solder member 32 to form the cross-sectional configuration depicted in FIG. 6. This formation results in the formed, combined solder structure physically interconnecting the bridging conductor 39 and pad 23 for eventual permanent connection thereto. Significantly, the organic dewetting material 25 functions to assure that the defined heated solder 27 will not wet thereto while also facilitating formation of the aforementioned surrounding configuration. Use of this dewetting material, particularly in the configuration depicted in the drawings, assures ready formation of the solder paste 27 to the surrounding member (27') shown in FIG. 6. This is considered a significant aspect of the invention in that it not only assures a desired ultimate configuration for the combined solder structure but also assures sound physical connection between adjacent conductors 23 and 39.
The above heating of substrates 13 and 31, as stated, preferably occurs within an oven, one example of such a structure being an infrared (IR) continuous belt reflow oven, as are known in the art. Both substrates were located within the oven for a period of from about 1.5 minutes to about 5.0 minutes, depending on the soldering compositions used. The temperature to which these substrates were heated ranged from about 170 degrees Celsius (C.) to about 225 degrees C., or, significantly, substantially equal to or higher than the melting point of paste 27 but lower than solder member 32. Significantly, these temperatures had no adverse affect on either organic substrate, both during this operation as well as during operation thereof subsequently.
Following the heating step defined above, both substrates were removed from the oven and allowed to cool, resulting in final solidification of the combined solder structure (27 and 32). The result of this method as defined above is a bonding between substrates 13 and 31 to provide sound electrical connection between respective electrical connectors thereof. Such a procedure, as defined, is relatively simple in operation and may thus be adapted to mass production techniques for greater cost effectiveness. In one example of the invention, a total of about 500 connections may be simultaneously provided two circuitized substrates of the type defined herein.
In one example of the invention, a printed circuit board was utilized for substrate 13 and possessed an overall thickness of about 0.060 inch. Cylindrical pads 23 of copper were applied, each having an outer diameter of about 0.010 inch and a corresponding thickness of about 0.0014 inch. The defined Probimer 52 organic dewetting material was applied adjacent each pad, this material having a thickness of about 0.003 inch. A volume of about 3.1×10-6 cubic inches of solder paste 27 was applied per conductive pad 23, using the defined screening technique. This solder paste material possessed an average thickness of about 0.010 inch. The corresponding flexible circuitized substrate was located at a distance ("D" in FIG. 5) of only about 0.008 inch such that the solder member 32, a spherical-shaped ball having a diameter of about 0.025 inch and attached to conductor 39 as described herein, was partly imbedded in paste 27 prior to reflow. Understandably, the above thicknesses and spacing are considered important in order to attain the final bond and connection taught herein.
In FIG. 10, there is shown a frame member 47 which may be utilized in performing the steps of the present invention, particularly for the purpose of maintaining the thin flexible substrate 31 substantially parallel to the planar substrate 13 to which it is to be bonded and electrically connected. Prior to such attachment, however, the flexible substrate 31 is preferably electrically coupled to a semiconductor device (chip) 43 in a manner known in the art. Such a device may be electrically connected to respective circuitry (not shown) on substrate 31 using a plurality of solder joints 45, formed in accordance with known techniques of the art. One particular example of such a technique, as mentioned above, is referred to in the art as C4, standing for controlled collapse chip connection, wherein a plurality of solder balls are attached to respective contact sites on the chip and the chip then aligned with desired circuitry on the flexible substrate and bonded thereto. As stated, examples of such a flexible circuitized substrate, including those having semiconductor devices thereon, are illustrated and defined in U.S. Pat. Nos. 4,849,856, 4,914,551 and 4,937,707.
With this flexible circuit so formed (having the semiconductor device thereon), the dielectric portion thereof is stretched across the frame 47 in the manner shown in FIG. 10. This may be accomplished by stretching the substrate's flexible dielectric across opposing frame sides 51 and securing the peripheral edges of the substrate thereto. A preferred method for achieving such securement is to use a plurality of pins 53 which pass through provided apertures within the substrate's outer periphery and into capture holes located within the opposed sides 51. In a preferred embodiment of the invention, a substantially rectangularly shaped frame (having four substantially equal length sides 51) is utilized to accommodate a similarly configured circuitized substrate 31 having a semiconductor device electrically coupled at the approximate center thereof.
Alternatively, substrate 31' may be retained on the frame sides 51 using an adhesive or the like, if a more permanent type of securement is desired. Once the substrate has been stretched across frame 47, this subassembly is then located on the upper surface of substrate 13 to assume the position depicted in FIG. 10. Once so positioned, the aforementioned solder bonding operations as illustrated in FIGS. 5 and 6 may occur. That is, the described stretching frame is used to facilitate positioning of the flexible circuitized substrate 31 at the appropriate step in the method illustrated in FIGS. 5 and 6. Use of such a frame 47 thus serves to strategically position the flexible thin substrate at the desired, critical distance from the planar circuitized substrate 13, as is essential to achieve the bonding method taught herein. As also stated, frame 47 may be further utilized to position substrate 31 relative to solder members 32 (as shown in FIG. 1) prior to attachment of members 32 thereto.
Thus there has been shown and described a method of bonding a pair of circuitized substrates in order to provide sound electrical connection therebetween. The method as taught herein is ideally suited for mass production to thus provide a cost effective means of providing the resulting products capable of using such circuitized substrates, preferred examples being electronic packages of the type described herein.
While there has been shown and described what are at present considered the preferred embodiments of the invention, it will be understood to those skilled in the art that various changes and modifications may be made therein without departing from the scope of the invention as defined by the appended claims.
Claims (8)
1. A method of bonding first and second circuitized substrates to provide electrical interconnection therebetween, said method comprising:
providing at least one conductive pad on a first circuitized substrate comprised of an organic dielectric material;
providing a quantity of organic dewetting material of a predetermined configuration substantially adjacent said conductive pad;
applying a quantity of solder paste having a first melting point over said conductive pad and also over at least part of said organic dewetting material;
providing a second circuitized substrate including a dielectric material having an aperture therein and at least one conductive layer including at least one conductor as part thereof, said conductor located within and/or bridging said aperture, said second circuitized substrate being flexible in nature; securing a solder member having a second melting point greater than said first melting point of said solder paste to said conductor;
aligning said second circuitized substrate having said solder member secured to said conductor relative to said first circuitized substrate such that said solder member engages said solder paste;
heating said first and second circuitized substrates to a temperature substantially equal to or above said first melting point but less than said second melting point of said solder member sufficient to cause said solder paste to dewet from said organic dewetting material and form substantially about said solder member; and
thereafter cooling said formed solder to form an electrical interconnection and bond between said first and second circuitized substrates.
2. The method according to claim 1 wherein said solder paste is applied over said conductive pad and part of said organic dewetting material using a screening process.
3. The method according to claim 1 further including the step of positioning said solder member within a container prior to securing said member to said conductor and thereafter aligning said solder member relative to said conductor to cause said solder member to engage said conductor.
4. The method according to claim 3 further including the step of heating said solder member to a predetermined temperature to effect said securement to said conductor.
5. The method according to claim 4 wherein said predetermined temperature is within the range of from about 300 degrees C. to about 350 degrees C.
6. The method according to claim 1 wherein said first and second substrates are heated to a temperature within the range of from about 170 degrees C. to about 225 degrees C. to cause said solder paste to dewet and form substantially about said solder member.
7. The method according to claim 6 wherein said substrates are heated to said temperature for a period of from about 1.5 minutes to about 5 minutes.
8. The method according to claim 6 further including the step of placing said first and second substrates within an oven, said heating occurring within said oven.
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/014,291 US5261155A (en) | 1991-08-12 | 1993-02-05 | Method for bonding flexible circuit to circuitized substrate to provide electrical connection therebetween using different solders |
US08/289,338 US5435732A (en) | 1991-08-12 | 1994-08-11 | Flexible circuit member |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US07/743,970 US5203075A (en) | 1991-08-12 | 1991-08-12 | Method of bonding flexible circuit to cicuitized substrate to provide electrical connection therebetween using different solders |
US08/014,291 US5261155A (en) | 1991-08-12 | 1993-02-05 | Method for bonding flexible circuit to circuitized substrate to provide electrical connection therebetween using different solders |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US07/743,970 Continuation US5203075A (en) | 1991-08-12 | 1991-08-12 | Method of bonding flexible circuit to cicuitized substrate to provide electrical connection therebetween using different solders |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15050593A Continuation | 1991-08-12 | 1993-11-09 |
Publications (1)
Publication Number | Publication Date |
---|---|
US5261155A true US5261155A (en) | 1993-11-16 |
Family
ID=26685907
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/014,291 Expired - Lifetime US5261155A (en) | 1991-08-12 | 1993-02-05 | Method for bonding flexible circuit to circuitized substrate to provide electrical connection therebetween using different solders |
US08/289,338 Expired - Lifetime US5435732A (en) | 1991-08-12 | 1994-08-11 | Flexible circuit member |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/289,338 Expired - Lifetime US5435732A (en) | 1991-08-12 | 1994-08-11 | Flexible circuit member |
Country Status (1)
Country | Link |
---|---|
US (2) | US5261155A (en) |
Cited By (72)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5410807A (en) * | 1992-02-04 | 1995-05-02 | International Business Machines Corporation | High density electronic connector and method of assembly |
US5435732A (en) * | 1991-08-12 | 1995-07-25 | International Business Machines Corporation | Flexible circuit member |
US5583378A (en) * | 1994-05-16 | 1996-12-10 | Amkor Electronics, Inc. | Ball grid array integrated circuit package with thermal conductor |
US5591941A (en) * | 1993-10-28 | 1997-01-07 | International Business Machines Corporation | Solder ball interconnected assembly |
US5615824A (en) * | 1994-06-07 | 1997-04-01 | Tessera, Inc. | Soldering with resilient contacts |
US5632631A (en) * | 1994-06-07 | 1997-05-27 | Tessera, Inc. | Microelectronic contacts with asperities and methods of making same |
US5637834A (en) * | 1995-02-03 | 1997-06-10 | Motorola, Inc. | Multilayer circuit substrate and method for forming same |
WO1997043656A2 (en) * | 1996-05-17 | 1997-11-20 | Formfactor, Inc. | Wafer-level burn-in and test |
US5699610A (en) * | 1994-04-22 | 1997-12-23 | Nec Corporation | Process for connecting electronic devices |
US5710695A (en) * | 1995-11-07 | 1998-01-20 | Vlsi Technology, Inc. | Leadframe ball grid array package |
US5802699A (en) * | 1994-06-07 | 1998-09-08 | Tessera, Inc. | Methods of assembling microelectronic assembly with socket for engaging bump leads |
US5814535A (en) * | 1994-04-22 | 1998-09-29 | Nec Corporation | Supporting member for cooling means, electronic package and method of making the same |
US5847455A (en) * | 1995-11-07 | 1998-12-08 | Vlsi Technology, Inc. | Molded leadframe ball grid array |
US5851311A (en) * | 1996-03-29 | 1998-12-22 | Sophia Systems Co., Ltd. | Polymerizable flux composition for encapsulating the solder in situ |
US5859475A (en) * | 1996-04-24 | 1999-01-12 | Amkor Technology, Inc. | Carrier strip and molded flex circuit ball grid array |
US5872051A (en) * | 1995-08-02 | 1999-02-16 | International Business Machines Corporation | Process for transferring material to semiconductor chip conductive pads using a transfer substrate |
WO1999057764A1 (en) * | 1998-05-07 | 1999-11-11 | Minnesota Mining And Manufacturing Company | Laminated integrated circuit package |
US5983492A (en) * | 1996-11-27 | 1999-11-16 | Tessera, Inc. | Low profile socket for microelectronic components and method for making the same |
WO2000005936A1 (en) * | 1998-07-24 | 2000-02-03 | Autosplice, Inc. | Hybrid solder ball and pin grid array circuit board interconnect system and method |
US6024584A (en) * | 1996-10-10 | 2000-02-15 | Berg Technology, Inc. | High density connector |
US6042389A (en) * | 1996-10-10 | 2000-03-28 | Berg Technology, Inc. | Low profile connector |
US6064213A (en) * | 1993-11-16 | 2000-05-16 | Formfactor, Inc. | Wafer-level burn-in and test |
US6087597A (en) * | 1994-07-22 | 2000-07-11 | Nec Corporation | Connecting member and a connecting method with ball and tapered via |
US6093035A (en) * | 1996-06-28 | 2000-07-25 | Berg Technology, Inc. | Contact for use in an electrical connector |
US6115913A (en) * | 1996-04-26 | 2000-09-12 | Ngk Spark Plug Co., Ltd. | Connecting board |
US6139336A (en) * | 1996-11-14 | 2000-10-31 | Berg Technology, Inc. | High density connector having a ball type of contact surface |
US6146203A (en) * | 1995-06-12 | 2000-11-14 | Berg Technology, Inc. | Low cross talk and impedance controlled electrical connector |
US6241535B1 (en) | 1996-10-10 | 2001-06-05 | Berg Technology, Inc. | Low profile connector |
US6258627B1 (en) * | 1999-01-19 | 2001-07-10 | International Business Machines Corporation | Underfill preform interposer for joining chip to substrate |
US6281437B1 (en) | 1999-11-10 | 2001-08-28 | International Business Machines Corporation | Method of forming an electrical connection between a conductive member having a dual thickness substrate and a conductor and electronic package including said connection |
US6325644B1 (en) | 1996-10-10 | 2001-12-04 | Berg Technology, Inc. | High density connector and method of manufacture |
EP1229607A1 (en) * | 1997-10-10 | 2002-08-07 | Berg Electronics Manufacturing B.V. | High density connector system |
US6525555B1 (en) | 1993-11-16 | 2003-02-25 | Formfactor, Inc. | Wafer-level burn-in and test |
US6669489B1 (en) | 1993-11-16 | 2003-12-30 | Formfactor, Inc. | Interposer, socket and assembly for socketing an electronic component and method of making and using same |
US20050032349A1 (en) * | 2001-03-05 | 2005-02-10 | Megic Corporation | Low fabrication cost, fine pitch and high reliability solder bump |
US6939173B1 (en) | 1995-06-12 | 2005-09-06 | Fci Americas Technology, Inc. | Low cross talk and impedance controlled electrical connector with solder masses |
US20060125094A1 (en) * | 2004-09-20 | 2006-06-15 | Mou-Shiung Lin | Solder interconnect on IC chip |
US7297003B2 (en) | 2003-07-16 | 2007-11-20 | Gryphics, Inc. | Fine pitch electrical interconnect assembly |
US7326064B2 (en) | 2003-07-16 | 2008-02-05 | Gryphics, Inc. | Fine pitch electrical interconnect assembly |
US20080076276A1 (en) * | 2004-12-08 | 2008-03-27 | Masanori Takezaki | Printed Board And Manufacturing Method Thereof |
US20080182436A1 (en) * | 2003-07-16 | 2008-07-31 | Gryphics, Inc. | Fine pitch electrical interconnect assembly |
US20080251940A1 (en) * | 2007-04-12 | 2008-10-16 | Megica Corporation | Chip package |
US20090079448A1 (en) * | 2007-09-25 | 2009-03-26 | Formfactor, Inc. | Method And Apparatus For Testing Devices Using Serially Controlled Resources |
US20090085590A1 (en) * | 2007-09-27 | 2009-04-02 | Formfactor, Inc. | Method And Apparatus For Testing Devices Using Serially Controlled Intelligent Switches |
US20090164931A1 (en) * | 2007-12-19 | 2009-06-25 | Formfactor, Inc. | Method and Apparatus for Managing Test Result Data Generated by a Semiconductor Test System |
US20090224793A1 (en) * | 2008-03-07 | 2009-09-10 | Formfactor, Inc. | Method And Apparatus For Designing A Custom Test System |
US20090235131A1 (en) * | 2008-03-11 | 2009-09-17 | Formfactor, Inc. | Method and apparatus for processing failures during semiconductor device testing |
US20100050029A1 (en) * | 2008-08-19 | 2010-02-25 | Formfactor, Inc. | Method And Apparatus For Testing Semiconductor Devices With Autonomous Expected Value Generation |
US7855461B2 (en) | 2003-12-08 | 2010-12-21 | Megica Corporation | Chip structure with bumps and testing pads |
US7902679B2 (en) | 2001-03-05 | 2011-03-08 | Megica Corporation | Structure and manufacturing method of a chip scale package with low fabrication cost, fine pitch and high reliability solder bump |
US7944225B2 (en) | 2008-09-26 | 2011-05-17 | Formfactor, Inc. | Method and apparatus for providing a tester integrated circuit for testing a semiconductor device under test |
US7960270B2 (en) | 2002-01-07 | 2011-06-14 | Megica Corporation | Method for fabricating circuit component |
US8021921B2 (en) | 2002-10-25 | 2011-09-20 | Megica Corporation | Method of joining chips utilizing copper pillar |
US8021976B2 (en) | 2002-10-15 | 2011-09-20 | Megica Corporation | Method of wire bonding over active area of a semiconductor circuit |
US8044502B2 (en) | 2006-03-20 | 2011-10-25 | Gryphics, Inc. | Composite contact for fine pitch electrical interconnect assembly |
US8178967B2 (en) | 2001-09-17 | 2012-05-15 | Megica Corporation | Low fabrication cost, high performance, high reliability chip scale package |
US8294279B2 (en) | 2005-01-25 | 2012-10-23 | Megica Corporation | Chip package with dam bar restricting flow of underfill |
US8481418B2 (en) | 2002-05-01 | 2013-07-09 | Megica Corporation | Low fabrication cost, high performance, high reliability chip scale package |
USD718253S1 (en) | 2012-04-13 | 2014-11-25 | Fci Americas Technology Llc | Electrical cable connector |
US8901733B2 (en) | 2001-02-15 | 2014-12-02 | Qualcomm Incorporated | Reliable metal bumps on top of I/O pads after removal of test probe marks |
US8905651B2 (en) | 2012-01-31 | 2014-12-09 | Fci | Dismountable optical coupling device |
US20150004750A1 (en) * | 2013-06-27 | 2015-01-01 | Stats Chippac, Ltd. | Methods of Forming Conductive Materials on Contact Pads |
USD720698S1 (en) | 2013-03-15 | 2015-01-06 | Fci Americas Technology Llc | Electrical cable connector |
US8944831B2 (en) | 2012-04-13 | 2015-02-03 | Fci Americas Technology Llc | Electrical connector having ribbed ground plate with engagement members |
USD727268S1 (en) | 2012-04-13 | 2015-04-21 | Fci Americas Technology Llc | Vertical electrical connector |
USD727852S1 (en) | 2012-04-13 | 2015-04-28 | Fci Americas Technology Llc | Ground shield for a right angle electrical connector |
US9048583B2 (en) | 2009-03-19 | 2015-06-02 | Fci Americas Technology Llc | Electrical connector having ribbed ground plate |
USD733662S1 (en) | 2013-01-25 | 2015-07-07 | Fci Americas Technology Llc | Connector housing for electrical connector |
USD746236S1 (en) | 2012-07-11 | 2015-12-29 | Fci Americas Technology Llc | Electrical connector housing |
US9257778B2 (en) | 2012-04-13 | 2016-02-09 | Fci Americas Technology | High speed electrical connector |
US9543703B2 (en) | 2012-07-11 | 2017-01-10 | Fci Americas Technology Llc | Electrical connector with reduced stack height |
US11805603B2 (en) | 2019-06-24 | 2023-10-31 | International Business Machines Corporation | Applying a solderable surface to conductive ink |
Families Citing this family (52)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0828583B2 (en) * | 1992-12-23 | 1996-03-21 | インターナショナル・ビジネス・マシーンズ・コーポレイション | Multilayer printed circuit board, manufacturing method thereof, and ball dispenser |
US5496970A (en) * | 1993-05-20 | 1996-03-05 | W. L. Gore & Associates, Inc. | Planar cable array |
US5455390A (en) * | 1994-02-01 | 1995-10-03 | Tessera, Inc. | Microelectronics unit mounting with multiple lead bonding |
DE4410739A1 (en) * | 1994-03-28 | 1995-10-05 | Bosch Gmbh Robert | Process for the electrically conductive connection of contacts |
US5862588A (en) * | 1995-08-14 | 1999-01-26 | International Business Machines Corporation | Method for restraining circuit board warp during area array rework |
CA2156795C (en) * | 1994-08-31 | 1999-08-17 | Yuzo Shimada | An electronic device assembly and a manufacturing method of the same |
WO1996008037A1 (en) * | 1994-09-06 | 1996-03-14 | Sheldahl, Inc. | Printed circuit substrate having unpackaged integrated circuit chips directly mounted thereto and method of manufacture |
US5719749A (en) * | 1994-09-26 | 1998-02-17 | Sheldahl, Inc. | Printed circuit assembly with fine pitch flexible printed circuit overlay mounted to printed circuit board |
US5605477A (en) * | 1995-01-13 | 1997-02-25 | The Whitaker Corporation | Flexible etched circuit assembly |
US5839188A (en) | 1996-01-05 | 1998-11-24 | Alliedsignal Inc. | Method of manufacturing a printed circuit assembly |
US6147870A (en) * | 1996-01-05 | 2000-11-14 | Honeywell International Inc. | Printed circuit assembly having locally enhanced wiring density |
US5760465A (en) | 1996-02-01 | 1998-06-02 | International Business Machines Corporation | Electronic package with strain relief means |
US6051982A (en) * | 1996-08-02 | 2000-04-18 | International Business Machines Corporation | Electronic component test apparatus with rotational probe and conductive spaced apart means |
US5804984A (en) * | 1996-08-02 | 1998-09-08 | International Business Machines Corporation | Electronic component test apparatus with rotational probe |
US5884397A (en) * | 1996-08-06 | 1999-03-23 | International Business Machines Corporation | Method for fabricating chip carriers and printed circuit boards |
US5729896A (en) * | 1996-10-31 | 1998-03-24 | International Business Machines Corporation | Method for attaching a flip chip on flexible circuit carrier using chip with metallic cap on solder |
US5796590A (en) * | 1996-11-05 | 1998-08-18 | Micron Electronics, Inc. | Assembly aid for mounting packaged integrated circuit devices to printed circuit boards |
US6133072A (en) * | 1996-12-13 | 2000-10-17 | Tessera, Inc. | Microelectronic connector with planar elastomer sockets |
JPH10275662A (en) * | 1997-03-26 | 1998-10-13 | Whitaker Corp:The | Electrical connection method between a pair of substrates, electrical connection structure, electric connector, and electronic circuit module |
US5973389A (en) * | 1997-04-22 | 1999-10-26 | International Business Machines Corporation | Semiconductor chip carrier assembly |
US5924875A (en) * | 1997-07-01 | 1999-07-20 | Trw Inc. | Cryogenic flex cable connector |
US6045396A (en) * | 1997-09-12 | 2000-04-04 | Trw Inc. | Flex cable connector for cryogenic application |
US6048744A (en) | 1997-09-15 | 2000-04-11 | Micron Technology, Inc. | Integrated circuit package alignment feature |
US6060341A (en) * | 1998-01-12 | 2000-05-09 | International Business Machines Corporation | Method of making an electronic package |
US6050832A (en) * | 1998-08-07 | 2000-04-18 | Fujitsu Limited | Chip and board stress relief interposer |
WO2000022674A1 (en) | 1998-10-14 | 2000-04-20 | Minnesota Mining And Manufacturing Company | Tape ball grid array with interconnected ground plane |
US6394819B1 (en) | 1998-10-29 | 2002-05-28 | The Whitaker Corporation | Dielectric member for absorbing thermal expansion and contraction at electrical interfaces |
US6078100A (en) | 1999-01-13 | 2000-06-20 | Micron Technology, Inc. | Utilization of die repattern layers for die internal connections |
US6285081B1 (en) * | 1999-07-13 | 2001-09-04 | Micron Technology, Inc. | Deflectable interconnect |
US6471526B1 (en) | 1999-12-16 | 2002-10-29 | Fci Americas Technology, Inc. | Electrical connector with strain relief feature |
JP2002093853A (en) * | 2000-09-07 | 2002-03-29 | Internatl Business Mach Corp <Ibm> | Printed wiring board, and method of flip-chip bonding |
US6558170B1 (en) | 2000-11-22 | 2003-05-06 | Fci Americas Technology, Inc. | Strain relief for BGA connector |
US6991960B2 (en) | 2001-08-30 | 2006-01-31 | Micron Technology, Inc. | Method of semiconductor device package alignment and method of testing |
US6800948B1 (en) * | 2002-07-19 | 2004-10-05 | Asat Ltd. | Ball grid array package |
US6987032B1 (en) * | 2002-07-19 | 2006-01-17 | Asat Ltd. | Ball grid array package and process for manufacturing same |
US6979594B1 (en) | 2002-07-19 | 2005-12-27 | Asat Ltd. | Process for manufacturing ball grid array package |
US7042103B2 (en) * | 2002-12-30 | 2006-05-09 | Motorola, Inc. | Low stress semiconductor die attach |
JP4058764B2 (en) * | 2003-06-26 | 2008-03-12 | 住友電気工業株式会社 | Communication module |
US7109732B2 (en) * | 2003-07-31 | 2006-09-19 | Endicott Interconnect Technologies, Inc. | Electronic component test apparatus |
US7372151B1 (en) | 2003-09-12 | 2008-05-13 | Asat Ltd. | Ball grid array package and process for manufacturing same |
US8610262B1 (en) | 2005-02-18 | 2013-12-17 | Utac Hong Kong Limited | Ball grid array package with improved thermal characteristics |
US20070090170A1 (en) * | 2005-10-20 | 2007-04-26 | Endicott Interconnect Technologies, Inc. | Method of making a circuitized substrate having a plurality of solder connection sites thereon |
US20070126445A1 (en) * | 2005-11-30 | 2007-06-07 | Micron Technology, Inc. | Integrated circuit package testing devices and methods of making and using same |
US7442046B2 (en) * | 2006-05-15 | 2008-10-28 | Sony Ericsson Mobile Communications Ab | Flexible circuit connectors |
US7611985B2 (en) * | 2006-09-20 | 2009-11-03 | Intel Corporation | Formation of holes in substrates using dewetting coatings |
JP4860494B2 (en) * | 2007-01-18 | 2012-01-25 | 富士通株式会社 | Manufacturing method of electronic device |
US8952511B2 (en) * | 2007-12-18 | 2015-02-10 | Intel Corporation | Integrated circuit package having bottom-side stiffener |
KR20090067249A (en) * | 2007-12-21 | 2009-06-25 | 삼성전기주식회사 | Printed circuit board and manufacturing method thereof |
JP2010134082A (en) * | 2008-12-03 | 2010-06-17 | Advanced Photonics Inc | Method of mounting component and apparatus manufactured thereby |
KR20120071400A (en) * | 2009-09-23 | 2012-07-02 | 쓰리엠 이노베이티브 프로퍼티즈 컴파니 | Electrical connection and method for making the same |
TWI384907B (en) * | 2010-10-20 | 2013-02-01 | Inventec Corp | Forming method of grounding structure and grounding structure thereof |
US9374898B2 (en) * | 2013-04-24 | 2016-06-21 | Apple Inc. | Electrical and mechanical interconnection for electronic components |
Citations (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE258314C (en) * | 1912-04-23 | 1913-04-02 | ||
JPH0243748A (en) * | 1988-08-04 | 1990-02-14 | Ricoh Co Ltd | Packaging of integrated circuit chip |
WO1990007792A1 (en) * | 1989-01-03 | 1990-07-12 | Motorola, Inc. | Method of making high density solder bumps and a substrate socket for high density solder bumps |
US4972989A (en) * | 1989-10-30 | 1990-11-27 | Motorola, Inc. | Through the lead soldering |
JPH0371649A (en) * | 1989-08-11 | 1991-03-27 | Hitachi Ltd | Semiconductor integrated circuit and manufacture thereof |
US5007163A (en) * | 1990-04-18 | 1991-04-16 | International Business Machines Corporation | Non-destructure method of performing electrical burn-in testing of semiconductor chips |
US5011066A (en) * | 1990-07-27 | 1991-04-30 | Motorola, Inc. | Enhanced collapse solder interconnection |
US5024372A (en) * | 1989-01-03 | 1991-06-18 | Motorola, Inc. | Method of making high density solder bumps and a substrate socket for high density solder bumps |
US5048747A (en) * | 1989-06-27 | 1991-09-17 | At&T Bell Laboratories | Solder assembly of components |
US5056216A (en) * | 1990-01-26 | 1991-10-15 | Sri International | Method of forming a plurality of solder connections |
US5060844A (en) * | 1990-07-18 | 1991-10-29 | International Business Machines Corporation | Interconnection structure and test method |
Family Cites Families (26)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3662230A (en) * | 1968-06-25 | 1972-05-09 | Texas Instruments Inc | A semiconductor interconnecting system using conductive patterns bonded to thin flexible insulating films |
US3775844A (en) * | 1970-06-25 | 1973-12-04 | Bunker Ramo | Method of fabricating a multiwafer electrical circuit structure |
US3953924A (en) * | 1975-06-30 | 1976-05-04 | Rockwell International Corporation | Process for making a multilayer interconnect system |
GB2034527B (en) * | 1978-10-11 | 1983-03-02 | Matsushita Electric Ind Co Ltd | Method of manufacturing flexible printed circuit sheets |
CA1138122A (en) * | 1978-10-13 | 1982-12-21 | Yoshifumi Okada | Flexible printed circuit wiring board |
US4249302A (en) * | 1978-12-28 | 1981-02-10 | Ncr Corporation | Multilayer printed circuit board |
US4251852A (en) * | 1979-06-18 | 1981-02-17 | International Business Machines Corporation | Integrated circuit package |
US4549200A (en) * | 1982-07-08 | 1985-10-22 | International Business Machines Corporation | Repairable multi-level overlay system for semiconductor device |
US4700473A (en) * | 1986-01-03 | 1987-10-20 | Motorola Inc. | Method of making an ultra high density pad array chip carrier |
JPS62280889A (en) * | 1986-05-30 | 1987-12-05 | シャープ株式会社 | Planar type display unit |
US4744008A (en) * | 1986-11-18 | 1988-05-10 | International Business Machines Corporation | Flexible film chip carrier with decoupling capacitors |
JPH07112041B2 (en) * | 1986-12-03 | 1995-11-29 | シャープ株式会社 | Method for manufacturing semiconductor device |
US4788767A (en) * | 1987-03-11 | 1988-12-06 | International Business Machines Corporation | Method for mounting a flexible film semiconductor chip carrier on a circuitized substrate |
US4827376A (en) * | 1987-10-05 | 1989-05-02 | Olin Corporation | Heat dissipating interconnect tape for use in tape automated bonding |
DE3813565A1 (en) * | 1988-04-22 | 1989-11-02 | Bosch Gmbh Robert | Electrical connection of hybrid assemblies |
US4935584A (en) * | 1988-05-24 | 1990-06-19 | Tektronix, Inc. | Method of fabricating a printed circuit board and the PCB produced |
US4965700A (en) * | 1988-05-26 | 1990-10-23 | International Business Machines Corporation | Thin film package for mixed bonding of chips |
US4891014A (en) * | 1989-03-03 | 1990-01-02 | Rogers Corporation | Method of forming contact bumps in contact pads |
US5023202A (en) * | 1989-07-14 | 1991-06-11 | Lsi Logic Corporation | Rigid strip carrier for integrated circuits |
JPH0377393A (en) * | 1989-08-21 | 1991-04-02 | Ok Print:Kk | Wiring substrate device |
US5045921A (en) * | 1989-12-26 | 1991-09-03 | Motorola, Inc. | Pad array carrier IC device using flexible tape |
US5003429A (en) * | 1990-07-09 | 1991-03-26 | International Business Machines Corporation | Electronic assembly with enhanced heat sinking |
US5099393A (en) * | 1991-03-25 | 1992-03-24 | International Business Machines Corporation | Electronic package for high density applications |
US5203075A (en) * | 1991-08-12 | 1993-04-20 | Inernational Business Machines | Method of bonding flexible circuit to cicuitized substrate to provide electrical connection therebetween using different solders |
US5261155A (en) * | 1991-08-12 | 1993-11-16 | International Business Machines Corporation | Method for bonding flexible circuit to circuitized substrate to provide electrical connection therebetween using different solders |
US5278724A (en) * | 1992-07-06 | 1994-01-11 | International Business Machines Corporation | Electronic package and method of making same |
-
1993
- 1993-02-05 US US08/014,291 patent/US5261155A/en not_active Expired - Lifetime
-
1994
- 1994-08-11 US US08/289,338 patent/US5435732A/en not_active Expired - Lifetime
Patent Citations (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE258314C (en) * | 1912-04-23 | 1913-04-02 | ||
JPH0243748A (en) * | 1988-08-04 | 1990-02-14 | Ricoh Co Ltd | Packaging of integrated circuit chip |
WO1990007792A1 (en) * | 1989-01-03 | 1990-07-12 | Motorola, Inc. | Method of making high density solder bumps and a substrate socket for high density solder bumps |
US5024372A (en) * | 1989-01-03 | 1991-06-18 | Motorola, Inc. | Method of making high density solder bumps and a substrate socket for high density solder bumps |
US5048747A (en) * | 1989-06-27 | 1991-09-17 | At&T Bell Laboratories | Solder assembly of components |
JPH0371649A (en) * | 1989-08-11 | 1991-03-27 | Hitachi Ltd | Semiconductor integrated circuit and manufacture thereof |
US4972989A (en) * | 1989-10-30 | 1990-11-27 | Motorola, Inc. | Through the lead soldering |
US5056216A (en) * | 1990-01-26 | 1991-10-15 | Sri International | Method of forming a plurality of solder connections |
US5007163A (en) * | 1990-04-18 | 1991-04-16 | International Business Machines Corporation | Non-destructure method of performing electrical burn-in testing of semiconductor chips |
US5060844A (en) * | 1990-07-18 | 1991-10-29 | International Business Machines Corporation | Interconnection structure and test method |
US5011066A (en) * | 1990-07-27 | 1991-04-30 | Motorola, Inc. | Enhanced collapse solder interconnection |
Cited By (143)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5435732A (en) * | 1991-08-12 | 1995-07-25 | International Business Machines Corporation | Flexible circuit member |
US5410807A (en) * | 1992-02-04 | 1995-05-02 | International Business Machines Corporation | High density electronic connector and method of assembly |
US5675889A (en) * | 1993-10-28 | 1997-10-14 | International Business Machines Corporation | Solder ball connections and assembly process |
US5591941A (en) * | 1993-10-28 | 1997-01-07 | International Business Machines Corporation | Solder ball interconnected assembly |
US7688090B2 (en) | 1993-11-16 | 2010-03-30 | Formfactor, Inc. | Wafer-level burn-in and test |
US6669489B1 (en) | 1993-11-16 | 2003-12-30 | Formfactor, Inc. | Interposer, socket and assembly for socketing an electronic component and method of making and using same |
US7345493B2 (en) | 1993-11-16 | 2008-03-18 | Formfactor, Inc. | Wafer-level burn-in and test |
US6064213A (en) * | 1993-11-16 | 2000-05-16 | Formfactor, Inc. | Wafer-level burn-in and test |
US6525555B1 (en) | 1993-11-16 | 2003-02-25 | Formfactor, Inc. | Wafer-level burn-in and test |
US20030107394A1 (en) * | 1993-11-16 | 2003-06-12 | Formfactor, Inc. | Wafer-level burn-in and test |
US7078926B2 (en) | 1993-11-16 | 2006-07-18 | Formfactor, Inc. | Wafer-level burn-in and test |
US6913468B2 (en) | 1993-11-16 | 2005-07-05 | Formfactor, Inc. | Methods of removably mounting electronic components to a circuit board, and sockets formed by the methods |
US20050017750A1 (en) * | 1993-11-16 | 2005-01-27 | Formfactor, Inc. | Wafer-level burn-in and test |
US6788094B2 (en) | 1993-11-16 | 2004-09-07 | Formfactor, Inc. | Wafer-level burn-in and test |
US20080157808A1 (en) * | 1993-11-16 | 2008-07-03 | Formfactor, Inc. | Wafer-level burn-in and test |
US20040072456A1 (en) * | 1993-11-16 | 2004-04-15 | Formfactor, Inc. | Methods of removably mounting electronic components to a circuit board, and sockets formed by the methods |
US5814535A (en) * | 1994-04-22 | 1998-09-29 | Nec Corporation | Supporting member for cooling means, electronic package and method of making the same |
US5699610A (en) * | 1994-04-22 | 1997-12-23 | Nec Corporation | Process for connecting electronic devices |
US5583378A (en) * | 1994-05-16 | 1996-12-10 | Amkor Electronics, Inc. | Ball grid array integrated circuit package with thermal conductor |
US6938338B2 (en) | 1994-06-07 | 2005-09-06 | Tessera, Inc. | Method of making an electronic contact |
US5615824A (en) * | 1994-06-07 | 1997-04-01 | Tessera, Inc. | Soldering with resilient contacts |
US6205660B1 (en) | 1994-06-07 | 2001-03-27 | Tessera, Inc. | Method of making an electronic contact |
US5632631A (en) * | 1994-06-07 | 1997-05-27 | Tessera, Inc. | Microelectronic contacts with asperities and methods of making same |
US5812378A (en) * | 1994-06-07 | 1998-09-22 | Tessera, Inc. | Microelectronic connector for engaging bump leads |
US5980270A (en) * | 1994-06-07 | 1999-11-09 | Tessera, Inc. | Soldering with resilient contacts |
US5934914A (en) * | 1994-06-07 | 1999-08-10 | Tessera, Inc. | Microelectronic contacts with asperities and methods of making same |
US5802699A (en) * | 1994-06-07 | 1998-09-08 | Tessera, Inc. | Methods of assembling microelectronic assembly with socket for engaging bump leads |
US6087597A (en) * | 1994-07-22 | 2000-07-11 | Nec Corporation | Connecting member and a connecting method with ball and tapered via |
US5637834A (en) * | 1995-02-03 | 1997-06-10 | Motorola, Inc. | Multilayer circuit substrate and method for forming same |
US6146203A (en) * | 1995-06-12 | 2000-11-14 | Berg Technology, Inc. | Low cross talk and impedance controlled electrical connector |
US6939173B1 (en) | 1995-06-12 | 2005-09-06 | Fci Americas Technology, Inc. | Low cross talk and impedance controlled electrical connector with solder masses |
US5872051A (en) * | 1995-08-02 | 1999-02-16 | International Business Machines Corporation | Process for transferring material to semiconductor chip conductive pads using a transfer substrate |
US6083776A (en) * | 1995-11-07 | 2000-07-04 | Philips Electronics North America Corporation | Molded lead frame ball grid array |
US5710695A (en) * | 1995-11-07 | 1998-01-20 | Vlsi Technology, Inc. | Leadframe ball grid array package |
US5847455A (en) * | 1995-11-07 | 1998-12-08 | Vlsi Technology, Inc. | Molded leadframe ball grid array |
US5851311A (en) * | 1996-03-29 | 1998-12-22 | Sophia Systems Co., Ltd. | Polymerizable flux composition for encapsulating the solder in situ |
US5989362A (en) * | 1996-03-29 | 1999-11-23 | Sophia Systems Co., Ltd. | Polymerizable flux composition for encapsulating the solder in situ |
US6124637A (en) * | 1996-04-24 | 2000-09-26 | Amkor Technology, Inc. | Carrier strip and molded flex circuit ball grid array and method of making |
US5859475A (en) * | 1996-04-24 | 1999-01-12 | Amkor Technology, Inc. | Carrier strip and molded flex circuit ball grid array |
US5985695A (en) * | 1996-04-24 | 1999-11-16 | Amkor Technology, Inc. | Method of making a molded flex circuit ball grid array |
US6115913A (en) * | 1996-04-26 | 2000-09-12 | Ngk Spark Plug Co., Ltd. | Connecting board |
WO1997043656A2 (en) * | 1996-05-17 | 1997-11-20 | Formfactor, Inc. | Wafer-level burn-in and test |
WO1997043656A3 (en) * | 1996-05-17 | 1998-03-12 | Formfactor Inc | Wafer-level burn-in and test |
US6093035A (en) * | 1996-06-28 | 2000-07-25 | Berg Technology, Inc. | Contact for use in an electrical connector |
US6358068B1 (en) | 1996-10-10 | 2002-03-19 | Fci Americas Technology, Inc. | Stress resistant connector and method for reducing stress in housing thereof |
US6164983A (en) * | 1996-10-10 | 2000-12-26 | Berg Technology, Inc. | High density connector |
US6325644B1 (en) | 1996-10-10 | 2001-12-04 | Berg Technology, Inc. | High density connector and method of manufacture |
US6024584A (en) * | 1996-10-10 | 2000-02-15 | Berg Technology, Inc. | High density connector |
US7186123B2 (en) | 1996-10-10 | 2007-03-06 | Fci Americas Technology, Inc. | High density connector and method of manufacture |
US6042389A (en) * | 1996-10-10 | 2000-03-28 | Berg Technology, Inc. | Low profile connector |
US8167630B2 (en) | 1996-10-10 | 2012-05-01 | Fci Americas Technology Llc | High density connector and method of manufacture |
US6241535B1 (en) | 1996-10-10 | 2001-06-05 | Berg Technology, Inc. | Low profile connector |
US6079991A (en) * | 1996-10-10 | 2000-06-27 | Berg Technology, Inc. | Method for placing contact on electrical connector |
US6247635B1 (en) | 1996-11-14 | 2001-06-19 | Berg Technology, Inc. | High density connector having a ball type of contact surface |
US6139336A (en) * | 1996-11-14 | 2000-10-31 | Berg Technology, Inc. | High density connector having a ball type of contact surface |
US6229100B1 (en) | 1996-11-27 | 2001-05-08 | Tessera, Inc. | Low profile socket for microelectronic components and method for making the same |
US5983492A (en) * | 1996-11-27 | 1999-11-16 | Tessera, Inc. | Low profile socket for microelectronic components and method for making the same |
EP1229607A1 (en) * | 1997-10-10 | 2002-08-07 | Berg Electronics Manufacturing B.V. | High density connector system |
US6140707A (en) * | 1998-05-07 | 2000-10-31 | 3M Innovative Properties Co. | Laminated integrated circuit package |
WO1999057764A1 (en) * | 1998-05-07 | 1999-11-11 | Minnesota Mining And Manufacturing Company | Laminated integrated circuit package |
US6272741B1 (en) * | 1998-07-24 | 2001-08-14 | Autosplice, Inc. | Hybrid solder ball and pin grid array circuit board interconnect system and method |
WO2000005936A1 (en) * | 1998-07-24 | 2000-02-03 | Autosplice, Inc. | Hybrid solder ball and pin grid array circuit board interconnect system and method |
US8138079B2 (en) | 1998-12-21 | 2012-03-20 | Megica Corporation | Method of wire bonding over active area of a semiconductor circuit |
US6258627B1 (en) * | 1999-01-19 | 2001-07-10 | International Business Machines Corporation | Underfill preform interposer for joining chip to substrate |
US6281437B1 (en) | 1999-11-10 | 2001-08-28 | International Business Machines Corporation | Method of forming an electrical connection between a conductive member having a dual thickness substrate and a conductor and electronic package including said connection |
US8901733B2 (en) | 2001-02-15 | 2014-12-02 | Qualcomm Incorporated | Reliable metal bumps on top of I/O pads after removal of test probe marks |
US8368213B2 (en) | 2001-03-05 | 2013-02-05 | Megica Corporation | Low fabrication cost, fine pitch and high reliability solder bump |
US20080048320A1 (en) * | 2001-03-05 | 2008-02-28 | Megica Corporation | Low fabrication cost, fine pitch and high reliability solder bump |
US8158508B2 (en) | 2001-03-05 | 2012-04-17 | Megica Corporation | Structure and manufacturing method of a chip scale package |
US20090261473A1 (en) * | 2001-03-05 | 2009-10-22 | Megica Corporation | Low fabrication cost, fine pitch and high reliability solder bump |
US8072070B2 (en) | 2001-03-05 | 2011-12-06 | Megica Corporation | Low fabrication cost, fine pitch and high reliability solder bump |
US7902679B2 (en) | 2001-03-05 | 2011-03-08 | Megica Corporation | Structure and manufacturing method of a chip scale package with low fabrication cost, fine pitch and high reliability solder bump |
US7863739B2 (en) | 2001-03-05 | 2011-01-04 | Megica Corporation | Low fabrication cost, fine pitch and high reliability solder bump |
US20050032349A1 (en) * | 2001-03-05 | 2005-02-10 | Megic Corporation | Low fabrication cost, fine pitch and high reliability solder bump |
US8178967B2 (en) | 2001-09-17 | 2012-05-15 | Megica Corporation | Low fabrication cost, high performance, high reliability chip scale package |
US9369175B2 (en) | 2001-09-17 | 2016-06-14 | Qualcomm Incorporated | Low fabrication cost, high performance, high reliability chip scale package |
US8461679B2 (en) | 2002-01-07 | 2013-06-11 | Megica Corporation | Method for fabricating circuit component |
US8890336B2 (en) | 2002-01-07 | 2014-11-18 | Qualcomm Incorporated | Cylindrical bonding structure and method of manufacture |
US7960270B2 (en) | 2002-01-07 | 2011-06-14 | Megica Corporation | Method for fabricating circuit component |
US8481418B2 (en) | 2002-05-01 | 2013-07-09 | Megica Corporation | Low fabrication cost, high performance, high reliability chip scale package |
US9153555B2 (en) | 2002-10-15 | 2015-10-06 | Qualcomm Incorporated | Method of wire bonding over active area of a semiconductor circuit |
US9142527B2 (en) | 2002-10-15 | 2015-09-22 | Qualcomm Incorporated | Method of wire bonding over active area of a semiconductor circuit |
US8026588B2 (en) | 2002-10-15 | 2011-09-27 | Megica Corporation | Method of wire bonding over active area of a semiconductor circuit |
US8021976B2 (en) | 2002-10-15 | 2011-09-20 | Megica Corporation | Method of wire bonding over active area of a semiconductor circuit |
US8742580B2 (en) | 2002-10-15 | 2014-06-03 | Megit Acquisition Corp. | Method of wire bonding over active area of a semiconductor circuit |
US8421222B2 (en) | 2002-10-25 | 2013-04-16 | Megica Corporation | Chip package having a chip combined with a substrate via a copper pillar |
US8021921B2 (en) | 2002-10-25 | 2011-09-20 | Megica Corporation | Method of joining chips utilizing copper pillar |
US20080182436A1 (en) * | 2003-07-16 | 2008-07-31 | Gryphics, Inc. | Fine pitch electrical interconnect assembly |
US7326064B2 (en) | 2003-07-16 | 2008-02-05 | Gryphics, Inc. | Fine pitch electrical interconnect assembly |
US7422439B2 (en) | 2003-07-16 | 2008-09-09 | Gryphics, Inc. | Fine pitch electrical interconnect assembly |
US7537461B2 (en) | 2003-07-16 | 2009-05-26 | Gryphics, Inc. | Fine pitch electrical interconnect assembly |
US7297003B2 (en) | 2003-07-16 | 2007-11-20 | Gryphics, Inc. | Fine pitch electrical interconnect assembly |
US7855461B2 (en) | 2003-12-08 | 2010-12-21 | Megica Corporation | Chip structure with bumps and testing pads |
US8742582B2 (en) | 2004-09-20 | 2014-06-03 | Megit Acquisition Corp. | Solder interconnect on IC chip |
US8067837B2 (en) | 2004-09-20 | 2011-11-29 | Megica Corporation | Metallization structure over passivation layer for IC chip |
US20060125094A1 (en) * | 2004-09-20 | 2006-06-15 | Mou-Shiung Lin | Solder interconnect on IC chip |
US20080076276A1 (en) * | 2004-12-08 | 2008-03-27 | Masanori Takezaki | Printed Board And Manufacturing Method Thereof |
US7479013B2 (en) * | 2004-12-08 | 2009-01-20 | U-Ai Electronics Corporation | Printed board and manufacturing method thereof |
US8294279B2 (en) | 2005-01-25 | 2012-10-23 | Megica Corporation | Chip package with dam bar restricting flow of underfill |
US8232632B2 (en) | 2006-03-20 | 2012-07-31 | R&D Sockets, Inc. | Composite contact for fine pitch electrical interconnect assembly |
US8044502B2 (en) | 2006-03-20 | 2011-10-25 | Gryphics, Inc. | Composite contact for fine pitch electrical interconnect assembly |
US7964961B2 (en) | 2007-04-12 | 2011-06-21 | Megica Corporation | Chip package |
US20080251940A1 (en) * | 2007-04-12 | 2008-10-16 | Megica Corporation | Chip package |
US20110210441A1 (en) * | 2007-04-12 | 2011-09-01 | Megica Corporation | Chip package |
US7888955B2 (en) | 2007-09-25 | 2011-02-15 | Formfactor, Inc. | Method and apparatus for testing devices using serially controlled resources |
US20090079448A1 (en) * | 2007-09-25 | 2009-03-26 | Formfactor, Inc. | Method And Apparatus For Testing Devices Using Serially Controlled Resources |
US7977959B2 (en) | 2007-09-27 | 2011-07-12 | Formfactor, Inc. | Method and apparatus for testing devices using serially controlled intelligent switches |
US20090085590A1 (en) * | 2007-09-27 | 2009-04-02 | Formfactor, Inc. | Method And Apparatus For Testing Devices Using Serially Controlled Intelligent Switches |
US8872534B2 (en) | 2007-09-27 | 2014-10-28 | Formfactor, Inc. | Method and apparatus for testing devices using serially controlled intelligent switches |
US20090164931A1 (en) * | 2007-12-19 | 2009-06-25 | Formfactor, Inc. | Method and Apparatus for Managing Test Result Data Generated by a Semiconductor Test System |
US20090224793A1 (en) * | 2008-03-07 | 2009-09-10 | Formfactor, Inc. | Method And Apparatus For Designing A Custom Test System |
US8122309B2 (en) | 2008-03-11 | 2012-02-21 | Formfactor, Inc. | Method and apparatus for processing failures during semiconductor device testing |
US20090235131A1 (en) * | 2008-03-11 | 2009-09-17 | Formfactor, Inc. | Method and apparatus for processing failures during semiconductor device testing |
US20100050029A1 (en) * | 2008-08-19 | 2010-02-25 | Formfactor, Inc. | Method And Apparatus For Testing Semiconductor Devices With Autonomous Expected Value Generation |
US8095841B2 (en) | 2008-08-19 | 2012-01-10 | Formfactor, Inc. | Method and apparatus for testing semiconductor devices with autonomous expected value generation |
US7944225B2 (en) | 2008-09-26 | 2011-05-17 | Formfactor, Inc. | Method and apparatus for providing a tester integrated circuit for testing a semiconductor device under test |
US10096921B2 (en) | 2009-03-19 | 2018-10-09 | Fci Usa Llc | Electrical connector having ribbed ground plate |
US9461410B2 (en) | 2009-03-19 | 2016-10-04 | Fci Americas Technology Llc | Electrical connector having ribbed ground plate |
US10720721B2 (en) | 2009-03-19 | 2020-07-21 | Fci Usa Llc | Electrical connector having ribbed ground plate |
US9048583B2 (en) | 2009-03-19 | 2015-06-02 | Fci Americas Technology Llc | Electrical connector having ribbed ground plate |
US8905651B2 (en) | 2012-01-31 | 2014-12-09 | Fci | Dismountable optical coupling device |
USD727268S1 (en) | 2012-04-13 | 2015-04-21 | Fci Americas Technology Llc | Vertical electrical connector |
US9831605B2 (en) | 2012-04-13 | 2017-11-28 | Fci Americas Technology Llc | High speed electrical connector |
USD727852S1 (en) | 2012-04-13 | 2015-04-28 | Fci Americas Technology Llc | Ground shield for a right angle electrical connector |
USD718253S1 (en) | 2012-04-13 | 2014-11-25 | Fci Americas Technology Llc | Electrical cable connector |
USD816044S1 (en) | 2012-04-13 | 2018-04-24 | Fci Americas Technology Llc | Electrical cable connector |
USD748063S1 (en) | 2012-04-13 | 2016-01-26 | Fci Americas Technology Llc | Electrical ground shield |
US9257778B2 (en) | 2012-04-13 | 2016-02-09 | Fci Americas Technology | High speed electrical connector |
USD750030S1 (en) | 2012-04-13 | 2016-02-23 | Fci Americas Technology Llc | Electrical cable connector |
USD750025S1 (en) | 2012-04-13 | 2016-02-23 | Fci Americas Technology Llc | Vertical electrical connector |
USD790471S1 (en) | 2012-04-13 | 2017-06-27 | Fci Americas Technology Llc | Vertical electrical connector |
US8944831B2 (en) | 2012-04-13 | 2015-02-03 | Fci Americas Technology Llc | Electrical connector having ribbed ground plate with engagement members |
US9543703B2 (en) | 2012-07-11 | 2017-01-10 | Fci Americas Technology Llc | Electrical connector with reduced stack height |
USD751507S1 (en) | 2012-07-11 | 2016-03-15 | Fci Americas Technology Llc | Electrical connector |
US9871323B2 (en) | 2012-07-11 | 2018-01-16 | Fci Americas Technology Llc | Electrical connector with reduced stack height |
USD746236S1 (en) | 2012-07-11 | 2015-12-29 | Fci Americas Technology Llc | Electrical connector housing |
USD766832S1 (en) | 2013-01-25 | 2016-09-20 | Fci Americas Technology Llc | Electrical connector |
USD772168S1 (en) | 2013-01-25 | 2016-11-22 | Fci Americas Technology Llc | Connector housing for electrical connector |
USD733662S1 (en) | 2013-01-25 | 2015-07-07 | Fci Americas Technology Llc | Connector housing for electrical connector |
USD745852S1 (en) | 2013-01-25 | 2015-12-22 | Fci Americas Technology Llc | Electrical connector |
USD720698S1 (en) | 2013-03-15 | 2015-01-06 | Fci Americas Technology Llc | Electrical cable connector |
US20150004750A1 (en) * | 2013-06-27 | 2015-01-01 | Stats Chippac, Ltd. | Methods of Forming Conductive Materials on Contact Pads |
US11805603B2 (en) | 2019-06-24 | 2023-10-31 | International Business Machines Corporation | Applying a solderable surface to conductive ink |
Also Published As
Publication number | Publication date |
---|---|
US5435732A (en) | 1995-07-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5261155A (en) | Method for bonding flexible circuit to circuitized substrate to provide electrical connection therebetween using different solders | |
US5203075A (en) | Method of bonding flexible circuit to cicuitized substrate to provide electrical connection therebetween using different solders | |
US5133495A (en) | Method of bonding flexible circuit to circuitized substrate to provide electrical connection therebetween | |
US6504105B1 (en) | Solder ball connections and assembly process | |
US5715144A (en) | Multi-layer, multi-chip pyramid and circuit board structure | |
US6165885A (en) | Method of making components with solder balls | |
US5907903A (en) | Multi-layer-multi-chip pyramid and circuit board structure and method of forming same | |
US6020561A (en) | Printed circuit substrate with solder formed on pad-on-via and pad-off-via contacts thereof | |
US6046910A (en) | Microelectronic assembly having slidable contacts and method for manufacturing the assembly | |
US5367435A (en) | Electronic package structure and method of making same | |
US5840417A (en) | Multilayer electrical devices comprising area bonding conductive adhesive preforms | |
US5477419A (en) | Method and apparatus for electrically connecting an electronic part to a circuit board | |
US5633535A (en) | Spacing control in electronic device assemblies | |
US7102230B2 (en) | Circuit carrier and fabrication method thereof | |
US5761048A (en) | Conductive polymer ball attachment for grid array semiconductor packages | |
JPH06103703B2 (en) | Soldering method | |
US7271028B1 (en) | High density electronic interconnection | |
JP2000323516A (en) | Manufacture of wiring substrate, wiring substrate, and semiconductor device | |
US6984792B2 (en) | Dielectric interposer for chip to substrate soldering | |
JP4051570B2 (en) | Manufacturing method of semiconductor device | |
JPH06120671A (en) | Multilayer wiring board embedded with component | |
JPH10178144A (en) | Coaxial electrode structure of bga-type electronic part | |
JP3465809B2 (en) | Semiconductor device and manufacturing method thereof | |
JPH03101195A (en) | Method of connecting multilayer printed interconnection board | |
JPH08222845A (en) | Method for mounting semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FPAY | Fee payment |
Year of fee payment: 12 |