US4866523A - Video signal processing circuit providing noise suppression with reduced signal distortion - Google Patents
Video signal processing circuit providing noise suppression with reduced signal distortion Download PDFInfo
- Publication number
- US4866523A US4866523A US07/228,862 US22886288A US4866523A US 4866523 A US4866523 A US 4866523A US 22886288 A US22886288 A US 22886288A US 4866523 A US4866523 A US 4866523A
- Authority
- US
- United States
- Prior art keywords
- signal
- circuit
- output
- conversion
- input
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N5/00—Details of television systems
- H04N5/14—Picture signal circuitry for video frequency region
Definitions
- the invention relates to a video signal processing circuit comprising, coupled to an input of the circuit, a complementary filter circuit, a first output of which is coupled to a first input of a combining circuit via at least a noise suppression circuit while a second output of the complementary filter circuit is coupled to a second input of the combining circuit, the complementary filter circuit comprising, coupled to one of its inputs, a filter and a subtracting circuit, a first input of the subtracting circuit being coupled to an output of the filter and a second input being coupled to the input of the complementary filter circuit and an output of the subtracting circuit being coupled to the second output of the complementary filter circuit whose first output is coupled to the output of the filter.
- Netherlands patent application 8,004,696, corresponding to U.S. Pat. No. 4,393,396, discloses a video signal processing circuit of the above-mentioned type.
- a further processing of the video signal such as, for example, an analog-to-digital conversion and a digital-to-analog conversion.
- Such conversions cause distortion of the signal conveyed through it.
- the invention has for its object to reduce the influence of these distortions on the output signal of the video signal processing circuit.
- a video signal processing circuit of the type described in the opening paragraph is therefore characterized in that the signal paths from the output of the filter to the first input of the combining circuit and to the first input of the subtracting circuit include means for equalizing signal distortion in said path.
- FIGURE illustrates, by means of a block schematic circuit diagram, a video signal processing circuit according to the invention.
- a video signal is applied to an input 1 of the circuit, which input is, at the same time, the input of a complementary filter circuit 3.
- the input 1 of the complementary filter circuit 3 is connected to an input 5 of a filter 7, which in this case is a low-pass filter.
- An output 9 of the filter 7 is connected to an input 11 of a converter 13, an output 15 of which is connected to a first output 17 of the complementary filter circuit 3 and to an input 19 of a reconverter 21, an output 23 of which is connected to a first inut 25 of a subtracting circuit.
- a second input 29 of the subtracting circuit 27 is connected to an output 31 of a delay circuit 33, an input 35 of which is connected to the input 1 of the complementary filter circuit 3.
- An output 37 of the subtracting circuit 27 is connected to a second output 39 of the complementary filter circuit 3.
- the first output 17 of the complementary filter circuit 3 is connected to an input 41 of a noise suppression circuit 43, an output 45 of which is connected to an input 47 of a further reconverter 49.
- An output 51 of the further reconverter 49 is connected to a first input 53 of a combining circuit 55 which, in this case is a subtracting circuit.
- An output 57 of the combining circuit 55 constitutes the output of the video signal processing circuit.
- a second input 59 of the combining circuit 55 is connected to an output 61 of a delay circuit 63, an input 65 of which is connected to the second output 39 of the complementary filter circuit 3.
- the converter 13 is an analog-to-digital converter and the reconverters 21 and 49 are digital-to-analog converters.
- the converter 13 may be a sampling frequency converter. Then the reconverters 21 and 49 are sampling frequency restorers.
- the distortion in the signal paths from the output 9 of the filter 7 to the first input 53 of the combining circuit 55 is equal to the distortion in the signal path from the output 9 of the filter 7 to the first input 25 of the subtracting circuit 27.
- the signal at this first input 25 of the subtracting circuit 27 is combined in anti-phase with the signal at the first input 53 of the combining circuit 55, the distortion caused by the converter 13 and the reconverter 49 is substantially eliminated at the output 57 of the combining circuit 55.
- the time delay of the delay circuit 33 is chosen to be equal to the time delay of the series arrangement of the filter 7, the converter 13 and the reconverter 21.
- the time delay of the delay circuit 63 plus the time delay of the delay circuit 33 must be equal to the time delay of the series arrangement of the filter 7, the converter 13, the noise suppression circuit 43 and the reconverter 49.
- the filter 7 must be a high-pass filter.
- the combining circuit 55 must be an adder circuit.
Landscapes
- Engineering & Computer Science (AREA)
- Multimedia (AREA)
- Signal Processing (AREA)
- Picture Signal Circuits (AREA)
- Analogue/Digital Conversion (AREA)
Abstract
In a video signal processing circuit comprising a complementary filter circuit (3), a subtracting circuit (27) is coupled to an input (1, 5, 33, 29) and to an output (9, 13, 25) of filter (7). The output (9) of the filter (7) is coupled, via a signal path which comprises a noise suppression circuit (43), to a combining circuit (55) which is further coupled to an output (37) of the substracting circuit (27). In order to compensate for the distortion occuring in the signal path via the noise suppression circuit (43) as a result of conversions (13, 49), the distortion in the signal path from the output (9) of the filter (7) to the subtracting circuit is made equal thereto by applying the same conversions (13, 21).
Description
This is a continuation of application Ser. No. 094,050, filed Sept. 3, 1987, now abandoned.
The invention relates to a video signal processing circuit comprising, coupled to an input of the circuit, a complementary filter circuit, a first output of which is coupled to a first input of a combining circuit via at least a noise suppression circuit while a second output of the complementary filter circuit is coupled to a second input of the combining circuit, the complementary filter circuit comprising, coupled to one of its inputs, a filter and a subtracting circuit, a first input of the subtracting circuit being coupled to an output of the filter and a second input being coupled to the input of the complementary filter circuit and an output of the subtracting circuit being coupled to the second output of the complementary filter circuit whose first output is coupled to the output of the filter.
Netherlands patent application 8,004,696, corresponding to U.S. Pat. No. 4,393,396, discloses a video signal processing circuit of the above-mentioned type. In such a circuit it is often necessary to effect, in the signal path comprising the noise reduction circuit, a further processing of the video signal, such as, for example, an analog-to-digital conversion and a digital-to-analog conversion. Such conversions cause distortion of the signal conveyed through it. The invention has for its object to reduce the influence of these distortions on the output signal of the video signal processing circuit.
According to the invention, a video signal processing circuit of the type described in the opening paragraph is therefore characterized in that the signal paths from the output of the filter to the first input of the combining circuit and to the first input of the subtracting circuit include means for equalizing signal distortion in said path.
Owing to this measure, distortions conveyed to the combining circuit via the two signal paths occur therein in anti-phase, so that they have substantially no influence any more on the output signal of the combining circuit.
The invention will now be described in detail with reference to the accompanying drawing, which comprises only one FIGURE.
This FIGURE illustrates, by means of a block schematic circuit diagram, a video signal processing circuit according to the invention.
In the FIGURE, a video signal is applied to an input 1 of the circuit, which input is, at the same time, the input of a complementary filter circuit 3.
The input 1 of the complementary filter circuit 3 is connected to an input 5 of a filter 7, which in this case is a low-pass filter.
An output 9 of the filter 7 is connected to an input 11 of a converter 13, an output 15 of which is connected to a first output 17 of the complementary filter circuit 3 and to an input 19 of a reconverter 21, an output 23 of which is connected to a first inut 25 of a subtracting circuit. A second input 29 of the subtracting circuit 27 is connected to an output 31 of a delay circuit 33, an input 35 of which is connected to the input 1 of the complementary filter circuit 3. An output 37 of the subtracting circuit 27 is connected to a second output 39 of the complementary filter circuit 3.
The first output 17 of the complementary filter circuit 3 is connected to an input 41 of a noise suppression circuit 43, an output 45 of which is connected to an input 47 of a further reconverter 49. An output 51 of the further reconverter 49 is connected to a first input 53 of a combining circuit 55 which, in this case is a subtracting circuit. An output 57 of the combining circuit 55 constitutes the output of the video signal processing circuit.
A second input 59 of the combining circuit 55 is connected to an output 61 of a delay circuit 63, an input 65 of which is connected to the second output 39 of the complementary filter circuit 3.
When the video signal at the input 1 of the complementary filter circuit 3 is an analog signal and the noise suppression circuit 43 is a digital circuit, the converter 13 is an analog-to-digital converter and the reconverters 21 and 49 are digital-to-analog converters.
If the video signal at the input 1 of the complementary circuit 3 is a digital signal then the converter 13 may be a sampling frequency converter. Then the reconverters 21 and 49 are sampling frequency restorers.
By incorporating the reconverter 21 between the output 15 of the converter 13 and the first input 25 of the subtracting circuit 27, the distortion in the signal paths from the output 9 of the filter 7 to the first input 53 of the combining circuit 55 is equal to the distortion in the signal path from the output 9 of the filter 7 to the first input 25 of the subtracting circuit 27. As the signal at this first input 25 of the subtracting circuit 27 is combined in anti-phase with the signal at the first input 53 of the combining circuit 55, the distortion caused by the converter 13 and the reconverter 49 is substantially eliminated at the output 57 of the combining circuit 55.
The time delay of the delay circuit 33 is chosen to be equal to the time delay of the series arrangement of the filter 7, the converter 13 and the reconverter 21. The time delay of the delay circuit 63 plus the time delay of the delay circuit 33 must be equal to the time delay of the series arrangement of the filter 7, the converter 13, the noise suppression circuit 43 and the reconverter 49.
If the noise suppression circuit 43 is a high-frequency noise suppression circuit, the filter 7 must be a high-pass filter.
If the inputs of the subtracting circuit 27 are interchanged then the combining circuit 55 must be an adder circuit.
Claims (3)
1. A video signal processing circuit for suppressing noise components of a video signal received at an input terminal of said video signal processing circuit while minimizing distortion of said video signal due to noise suppression thereof, comprising:
a frequency band separation circuit for dividing the input video signal into first and second complementary frequency bands thereof, said frequency band separation circuit comprising:
filter means coupled to the input terminal of the video signal processing circuit for filtering the input video signal to derive a first signal corresponding to said first frequency band thereof;
converter means coupled to an output of said filter means for converting said first signal in accordance with a predetermined form of signal conversion, a converted first signal being produced at an output of said converter means and being applied to a first output of said frequency band separation circuit, said converted first signal including signal distortion due to said signal conversion;
first reconverter means coupled to the first output of said frequency band separation circuit for reconverting said converted first signal in accordance with an inverse of said predetermined form of signal conversion, a reconverted first signal produced at an output of said first reconverter means including said signal distortion due to said signal conversion and signal distortion due to said inverse signal conversion;
a signal subtraction circuit having a first input for receiving said reconverted first signal from said output of said first reconverter means and a second input coupled to the input terminal of said video signal processing circuit to receive said input video signal, said signal subtraction circuit subtractively combining the signals at its inputs to produce at a second output of said frequency band separation circuit a second signal corresponding to said second frequency band of the input video signal, such second signal including the signal distortions due to said signal conversion and
a noise suppression circuit coupled to said first output of said frequency band separation circuit for processing the converted first signal produced thereat to suppress noise components therein;
second reconverter means coupled to an output of said noise suppression circuit for reconverting a noise-suppressed converted first signal produced at said output in accordance with said inverse of said predetermined form of signal conversion, a resulting reconverted noise-suppressed first signal produced at an output of said second reconverter means including signal distortion due to said signal conversion and signal distortion due to said inverse signal conversion, said signal distortions substantially matching the signal distortions in said second signal; and
a signal combining circuit having a first input coupled to the output of said second reconverter means to receive said reconverted noise-suppressed first signal therefrom corresponding to said first frequency band, and a second input coupled to the second output of said separation circuit to receive said second signal corresponding to said second frequency band; said signal combining circuit subtractively combining the signals at its input terminals to produce at an output of said video signal processing circuit a signal which is a noise-suppressed replica of said input video signal and in which the signal distortions included, respectively, in said first and second signals due to said signal conversion and said inverse signal conversion of said first signal mutually cancel each other.
2. A video signal processing circuit as claimed in claim 1, wherein said predetermined form of signal conversion is analog-to-digital conversion, said inverse of said predetermined form of signal conversion is digital-to-analog conversion, said converter means is an analog-to-digital converter, and said first and second reconverter means are digital-to-aanalog converters.
3. A video signal processing circuit as claimed in claim 1, wherein said predetermined form of signal conversion is sampling frequency conversion, said converter means is a sampling frequency converter, and said first and second reconverter means are sampling frequency restorers.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
NL8302436 | 1983-07-08 | ||
NL8302436A NL8302436A (en) | 1983-07-08 | 1983-07-08 | VIDEO SIGNAL PROCESSING CIRCUIT. |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US07094050 Continuation | 1987-09-03 |
Publications (1)
Publication Number | Publication Date |
---|---|
US4866523A true US4866523A (en) | 1989-09-12 |
Family
ID=19842129
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US07/228,862 Expired - Fee Related US4866523A (en) | 1983-07-08 | 1988-08-04 | Video signal processing circuit providing noise suppression with reduced signal distortion |
Country Status (7)
Country | Link |
---|---|
US (1) | US4866523A (en) |
EP (1) | EP0132001B1 (en) |
JP (1) | JPS6038981A (en) |
AU (1) | AU3034384A (en) |
DE (1) | DE3467486D1 (en) |
FI (1) | FI842706A (en) |
NL (1) | NL8302436A (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4646138A (en) * | 1985-03-25 | 1987-02-24 | Rca Corporation | Video signal recursive filter with luma/chroma separation |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4240103A (en) * | 1978-09-26 | 1980-12-16 | Robert GmbH Bosch | Method for the additive and multiplicative spurious signal compensation |
US4393396A (en) * | 1980-08-20 | 1983-07-12 | U.S. Philips Corporation | Video signal processing circuit for noise reduction |
-
1983
- 1983-07-06 AU AU30343/84A patent/AU3034384A/en not_active Abandoned
- 1983-07-08 NL NL8302436A patent/NL8302436A/en not_active Application Discontinuation
-
1984
- 1984-07-05 DE DE8484200977T patent/DE3467486D1/en not_active Expired
- 1984-07-05 EP EP84200977A patent/EP0132001B1/en not_active Expired
- 1984-07-05 JP JP59138048A patent/JPS6038981A/en active Pending
- 1984-07-05 FI FI842706A patent/FI842706A/en not_active Application Discontinuation
-
1988
- 1988-08-04 US US07/228,862 patent/US4866523A/en not_active Expired - Fee Related
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4240103A (en) * | 1978-09-26 | 1980-12-16 | Robert GmbH Bosch | Method for the additive and multiplicative spurious signal compensation |
US4393396A (en) * | 1980-08-20 | 1983-07-12 | U.S. Philips Corporation | Video signal processing circuit for noise reduction |
Also Published As
Publication number | Publication date |
---|---|
JPS6038981A (en) | 1985-02-28 |
EP0132001A1 (en) | 1985-01-23 |
AU3034384A (en) | 1985-01-10 |
NL8302436A (en) | 1985-02-01 |
FI842706A (en) | 1985-01-09 |
FI842706A0 (en) | 1984-07-05 |
EP0132001B1 (en) | 1987-11-11 |
DE3467486D1 (en) | 1987-12-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4890107A (en) | Analogue-to-digital converter | |
EP0369630B1 (en) | Signal processing apparatus | |
GB2250148A (en) | Conversion between analog and digital signals | |
GB1515551A (en) | Noise reduction in electrical signals | |
US4464685A (en) | Method and apparatus for decoding and recording composite digital television signals to prevent degradation of the signals | |
GB1534268A (en) | Colour television | |
US6437827B1 (en) | Filtering video signals containing chrominance information | |
US4621290A (en) | Piecewise linear digital signal processor as for digital video vertical detail processing | |
US4866523A (en) | Video signal processing circuit providing noise suppression with reduced signal distortion | |
JPS63121325A (en) | Variable signal filter circuit network | |
GB2083317A (en) | Noise suppression circuit for a video signal | |
US4634989A (en) | Digital FM detector for a digital signal | |
US4584600A (en) | Digital filter for the chrominance channel of a color-television set | |
KR910021118A (en) | Noise cancellation circuit | |
JP2536829B2 (en) | Digital signal processor | |
US5606619A (en) | Circuit arrangement for deriving a signal indicating noise in a received stereo multiplex signal | |
KR0141679B1 (en) | High pass compensation circuit of digital com filter | |
JP3381461B2 (en) | Comb filter | |
JPH0398309A (en) | Method of correcting signal distortion at digital subscriber transmission interface | |
JP2590116B2 (en) | Voice input / output device | |
JPS61141294A (en) | Digital television circuit | |
JPH04207229A (en) | A/d converter | |
RU1800657C (en) | Device for separating chrominance and brightness signals in secam decoder | |
KR950008954Y1 (en) | Noise reduction system of vcr | |
JPH0265412A (en) | Digital/analog converter |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
REMI | Maintenance fee reminder mailed | ||
LAPS | Lapse for failure to pay maintenance fees | ||
FP | Expired due to failure to pay maintenance fee |
Effective date: 19930912 |
|
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |