US4577329A - Self-adaptive equalizer for baseband data signals - Google Patents

Self-adaptive equalizer for baseband data signals Download PDF

Info

Publication number
US4577329A
US4577329A US06/539,582 US53958283A US4577329A US 4577329 A US4577329 A US 4577329A US 53958283 A US53958283 A US 53958283A US 4577329 A US4577329 A US 4577329A
Authority
US
United States
Prior art keywords
signal
circuit
sampling instant
data
coefficients
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
US06/539,582
Other languages
English (en)
Inventor
Richard Brie
Loic B. Y. Guidoux
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
TELECOMMUNICATINS RADIOELECTRIQUES ET TELEPHONIQUES TRT 88 RUE BRILLAT SAVARIN 75020 PARIS FRANCE
Telecommunications Radioelectriques et Telephoniques SA TRT
Original Assignee
Telecommunications Radioelectriques et Telephoniques SA TRT
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Telecommunications Radioelectriques et Telephoniques SA TRT filed Critical Telecommunications Radioelectriques et Telephoniques SA TRT
Assigned to TELECOMMUNICATINS RADIOELECTRIQUES ET TELEPHONIQUES T.R.T. 88 RUE BRILLAT SAVARIN 75020 PARIS FRANCE reassignment TELECOMMUNICATINS RADIOELECTRIQUES ET TELEPHONIQUES T.R.T. 88 RUE BRILLAT SAVARIN 75020 PARIS FRANCE ASSIGNMENT OF ASSIGNORS INTEREST. Assignors: BRIE, RICHARD, GUIDOUX, LOIC B. Y.
Application granted granted Critical
Publication of US4577329A publication Critical patent/US4577329A/en
Assigned to TRT TELECOMMUNICATIONS RADIOELECTRIQUES ET TELEPHONIQUES reassignment TRT TELECOMMUNICATIONS RADIOELECTRIQUES ET TELEPHONIQUES ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: TELECOMMUNICATIONS RADIOELECTRIQUES ET TELEPHONIQUES T.R.T.
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
    • H04L25/03006—Arrangements for removing intersymbol interference
    • H04L25/03012—Arrangements for removing intersymbol interference operating in the time domain
    • H04L25/03019—Arrangements for removing intersymbol interference operating in the time domain adaptive, i.e. capable of adjustment during data reception
    • H04L25/03057—Arrangements for removing intersymbol interference operating in the time domain adaptive, i.e. capable of adjustment during data reception with a recursive structure

Definitions

  • the invention relates to a self-adaptive equalizer for use in the receiver of a data modem for correcting in the baseband the data signal received.
  • the equalizer comprises a difference circuit to which is applied the received signal and a correction signal formed at a signal sampling frequency by a transversal filter having adjustable coefficients, the difference circuit producing a corrected signal which is applied to a decision circuit for recovering the data signal.
  • the recovered data signal is applied to the input of the transversal filter, the coefficients of which are adjusted so as to minimize a predetermined function of an error signal derived from the corrected signal.
  • equalizers acting on a baseband data signal find direct usage in modems receiving data transmitted in the baseband. But it is alternatively possible to use equalizers of this type in modems receiving data transmitted by carrier modulation, by having the equalizer act on the baseband signals derived in the receiver by means of demodulation of the received signal.
  • the equalizer under consideration behaves as a recursive filter whose loop comprises the cascade arrangement of a decision circuit and a transversal filter.
  • the transversal filter operates, at sampling instants, on the signal supplied by the decision circuit and its coefficients are adjusted in a manner such that it generates at these sampling instants a correction signal which is a copy of the interference signal resulting from the data transmitted preceding the data then present at the input of the receiver.
  • This correction signal is applied to the difference circuit where it is subtracted from the signal received so as to form a corrected signal from which the interference has been removed.
  • the criterion used for adjusting the coefficients of the transversal filter is minimize a predetermined function (generally the meansquare value) of an error signal which is characteristic of the interference signal component of the corrected signal produced by the difference circuit.
  • the error signal is formed at each sampling instant as the difference between the corrected signal produced by the difference circuit and the fixed-level data signal recovered by the decision circuit. But the error signal thus formed does not only depend on the interference signal produced by the preceding data signal and still present in the corrected signal until the equalizer has converged, but also on the level of the actual datum also present in the corrected signal as this is the datum to be recovered by the decision circuit. This level may vary as a function of the length of the link and/or the transmission conditions. To ensure that the error signal is characteristic of the interference signal, it is necessary to stabilize in the known equalizers the data level in the signal applied to the equalizer, with the aid of an automatic gain control (AGC) arrangement.
  • AGC automatic gain control
  • the present invention provides the means to form in a different manner an error signal which is characteristic of the interference signal, without being dependent on the level of the received data. This permits avoiding the use of an automatic gain control arrangement, which is comparatively expensive and difficult to realize.
  • the coefficients of the transversal filter are modified with the aid of an error sampling signal which is formed at each actual sampling instant by deriving the alegbraic difference between the value of the corrected signal at that sampling instant and the value of the corrected signal at a previous sampling instant, the latter value being first multiplied by the ratio between the value of the recovered data signal at the actual sampling instant and the value of the recovered data signal at the previous sampling instant.
  • the coefficients of the transversal are then modified or not depending on whether the said two values of the recovered data signal both differ from zero or at least one of the said two values is equal to zero.
  • the equalizer according to the invention renders it possible to suppress interferences in the received data signal, irrespective of the fact whether the received signal results from, at the transmitter end, a multi-level data signal, a two-level data signal or a three-level data signal resulting from the pseudo-ternary encoding of two-level data.
  • the decision circuit of the receiver can recover data having a positive and a negative level and the error signal e(n) can be formed in a calculating circuit as the difference or the sum of the values of the corrected signals at the actual sampling instant n and at the previous sampling instant, depending on whether the values of the data signal recovered at the actual sampling instant n and at the previous sampling instant have the same sign or different signs.
  • a particularly simple embodiment of an equalizer according to the invention is obtained by using for the adjustment of the coefficients of the transversal filter the signal Sgn[e(n)], which defines the sign of the error signal e(n) formed, [for example,] as indicated above, for the case of a recovered two-level data signal.
  • FIG. 1 shows the structure of an equalizer embodying the invention
  • FIG. 2 shows the diagram of a circuit for adjusting any coefficient of the transversal filter of the equalizer in FIG. 1,
  • FIG. 3 shows for a general case the basic circuit diagram of an equalizer according to the invention
  • FIG. 4 shows the circuit diagram of an embodiment of an equalizer according to the invention, suitable for use with a receiver recovering a two-level data signal
  • FIG. 5 shows signal diagrams 5a through 5e intended to explain the operation of the equalizer of FIG. 4.
  • FIG. 1 shows the structure of an equalizer of the type formed by a recursive filter in which the decision circuit is comprised in the feedback loop of this filter (Decision Feedback Equalizer).
  • this equalizer is used in the receiver of a baseband data transmission modem.
  • the signal s(t) applied to an input 1 of this equalizer is then the signal received in the receiver and coming from a remote transmitter transmitting a two-level data signal or a three-level data signal resulting from pseudo-ternary encoding of the two-level data or, finally, a multi-level (more than three level) data signal.
  • T e being the sampling period produced by a clock generator 9 which is synchronized by known means with the frequency of the received data.
  • the sampling frequency H is equal to the data frequency.
  • the sampled signal appearing at the output of the sampling circuit 2 may be designated as s(n). For the sake of simplicity of the circuit diagram of FIG. 1, let it be assumed that processing the sampled signal s(n) in the equalizer is effected in the analog mode.
  • the received signal s(n) at instant n does not only depend on the datum d(n) transmitted at the same instant n, but on a certain number of data transmitted before the instant n.
  • t i represents the samples of the impulse response of the transmission medium, at the instants i extending from the reference instant O to the instant N; for the instants i such as i>N, these samples are assumed to have zero value. Further, d(n-i) represent the data transmitted at the instants (n-i).
  • t o is the centre sample of the impulse response of the transmission medium (or the transmission coefficient of this medium) and the term t o ⁇ d(n) represents the contribution to the received signal s(n) of the data d(n) transmitted at the same instant n.
  • the term of the sum ##EQU3## represents the contribution to the received signal s(n) of the data preceding the instant n and transmitted at the instants n-1 to n-N.
  • the equalizer of the invention has for its object to produce a correction signal consisting of a copy of the interference signal and to subtract this correction signal from the received signal so as to obtain a corrected signal in which the interference signal is substantially cancelled.
  • the correction signal intended to correct the signal s(n) at an instant n is designated as s(n-1) since, as will become evident hereinafter, it is calculated with the aid of data preceding instant n; specifically from the datum d(n-1).
  • This corrected signal is applied to a decision circuit 4 which, when the equalizer has converged, recovers the data d(n) applied to the receiver.
  • the decision circuit 4 produces a signal which is the sign of corrected signal r(n), thus Sgn[r(n)].
  • the decision circuit 4 produces a signal having a positive and a negative level which corresponds to the three-level signal of the pseudo-ternary code. If, finally, the data d(n) are of the multi-level type, the decision circuit 4 produces a signal having the same levels as the transmitted data. The signal recovered by the decision circuit 4 is conveyed to the output terminal 5 of the equalizer.
  • this recovered signal is applied to the input of a transversal filter 6, which operates at the sampling frequency H and has for its object to produce the correction signal s(n-1), applied to the (-) input of the difference circuit 3.
  • the transversal filter 6 is arranged in the usual way for storing, at each instant n, the N samples of the data signal d(n-i) previously recovered by the decision circuit 4 and for producing the output sample correction signal s(n-1) in accordance with the expression: ##EQU4## h i representing the coefficients of the filter.
  • the coefficients h i of the filter are controllable and are adjusted by a control circuit 7 so as to minimize a predetermined function of an error signal e(n) which is derived by a calculating circuit 8 and which must be characteristic of the interference signal component of in the corrected signal r(n) as long as the equalizer has not converged.
  • the way of calculating the error signal will be explained hereinafter.
  • the coefficients of transversal filter 6 are adjusted in such a way as to mimimize the mean-square value of the error signal e(n), thus E[
  • ⁇ is a coefficient less than 1.
  • ⁇ is a fixed coefficient having a value small with respect to 1 which conditions the magnitude of the modifications to be applied to the coefficients h i (n) at the iteration n so as to obtain the coefficients h i (n+1) at the iteration (n+1).
  • the practical recursion formula (5) can be utilized in the control circuit 7, in accordance with the circuit diagram shown in FIG. 2 for controlling any coefficient h i .
  • the data signal d(n-i) stored in a memory location of transversal filter 6 is applied to a multiplying circuit 10 to be multiplied by the error signal e(n) derived in calculating circuit 8.
  • the product thus formed is applied to a multiplying circuit 11 be multiplied by the fixed coefficient ⁇ .
  • the modifying term ⁇ d(n-i) ⁇ (n) thus formed is applied to an accumulator formed by an adding circuit 12, and the memory 13 producing a delay of one sampling period T e .
  • the adding circuit forms the sum of the modifying term calculated at the instant n and the coefficient h i (n) appearing at the output of memory 13 at the instant n.
  • This sum which is available at the output of memory 13 at the instant n+1, constitutes the h i coefficient for transversal filter 6 at the instant n+1, denoted h i (n+1).
  • the first term between brackets is the residual interference signal subsisting in the corrected signal r(n) as long as the equalizer has not fully converged and the second term t o ⁇ d(n) corresponds to the transmitted data d(n) weighted by the transmission coefficient t o of the transmission medium, that is to say it corresponds in practice to the level of the received data. From this the limitations in employing the prior art equalizers will be apparent. In these equalizers, the error signal e(n) formed by the difference between the fixed-level signal recovered by the decision circuit and the corrected signal r(n) does not only depend on the residual interference signal, as it should do, but also on the level t o ⁇ d(n) of the received data.
  • the known equalizers function poorly and cannot cancel the interference signal.
  • an AGC device To obtain a correct performance with these equalizers an AGC device must be used which stabilizes the level of the signal s(t) applied to the equalizer.
  • the present invention provides a different means for calculating the error signal e(n), which does not depend on the level of the received signal and which consequently does not have the disadvantages of the prior art equalizers.
  • the error signal e(n) used to modify the coefficients h i of transversal filter 6 is formed at each sampling instant n by deriving the algebraic difference between the value of the corrected signal r(n) at the instant n and the value of the corrected signal produced at a sampling instant preceding the instant n, this last value first being multiplied by the ratio of the value of the data d(n) recovered by decision circuit 4 at the instant n and the value of the data recovered at the said previous sampling instant.
  • the considered previous sampling instant may be, for example, the sampling instant n-1 which just precedes the instant n and in that case the error signal e(n) can be expressed by the formula: ##EQU6##
  • modifying the coefficients is effected in accordance with the formula (8) only at sampling instants when both values d(n) and d(n-1) of the data differ from zero, and is not effected at sampling instants when at least one of these two values is equal to zero.
  • FIG. 3 Putting the invention into effect in the general case can be effected by a circuit as shown in FIG. 3.
  • the main elements of the equalizer of FIG. 1 have been given the same reference numerals and the circuit diagram of circuit 8 for calculating the error e(n) according to the invention is added.
  • the corrected signal produced by difference circuit 3 is applied to a delay circuit 50 which produces a time delay equal to, for example, one sampling period, so that at a sampling instant n the values r(n) and r(n-1) of the corrected signal are obtained at the input and at the output of this delay circuit 50.
  • the data recovered by decision circuit 4 are applied to a delay circuit 51 which also produces a time delay equal to one sampling period, so that at the instant n the values d(n) and d(n-1) of the data are obtained at the input and at the output of this delay circuit 52.
  • the ratio d(n)/d(n-1) is formed in a circuit 51.
  • a multiplying circuit 53 produces the product r(n-1) ⁇ d(n)/d(n- 1) which is applied to the (-) input of a difference circuit 54.
  • this difference circuit 54 receives the quantity r(n) and thus supplies in accordance with formula (8) the error signal e(n) which is applied to coefficient control circuit 7 of transversal filter 6.
  • AND-gate 55 has its two inputs respectively connected to the input and the output of delay circuit 51.
  • AND-gate 55 produces a logic signal x, which authorizes the modification of the coefficients by the error signal e(n) when both data values d(n) and d(n-1) differ from zero and inhibits this modification when at least one of these values d(n) and d(n-1) is equal to zero.
  • the logic signal x may, for example, cancel the modifying term of the coefficients applied to adding circuit 12 (see FIG. 2), when the modification is not authorized.
  • decision circuit 4 recovers the two-level data having a negative and a positive level in the form of the sign of the corrected signal r(n).
  • the signal e(n) of formula (8) may have the form:
  • this formula (11) assumes that the coefficients t i of the impulse response of the transmission medium are zero for the case in which i>N.
  • the vectorial notation will be used, by defining for the respective transposes of the vectors t, h(n), D(n) and D(n-1) that:
  • the second term is equal to zero.
  • the matrix D(n) ⁇ D(n-1) does not comprise any component containing the data d(n) and its components multiplied by d(n) ⁇ d(n-1) all have an average value equal to zero in the hypothesis made, in which the data are statistically independent.
  • the matrix E[D(n) ⁇ D(n)] may be written ⁇ 2 , being the identity matrix and ⁇ 2 being a factor characterizing the power of the data.
  • the recursion formula (14) may be written:
  • the error signal e(n) at a sampling instant n the values of the corrected signal and of the recovered data at the instant n and at a previous sampling instant n-1, which just precedes instant n, are used in accordance with formula (8).
  • the error signal is calculated at the sampling rate, which is the rate at which the output samples of the transversal filters are calculated.
  • the values of the corrected signal and of the recovered data at different previous instants preceding the instant n such as n-2, n-3, . . . etc.
  • the error signal can be calculated at a rate lower than the sampling frequency, which does not include the possibility that the transversal filter can operate at the sampling frequency chosen.
  • This technique makes it possible to have a longer time interval available for the calculation of the error signal, and may be useful when high sampling frequencies must be used. This may, for example, be the case for high-speed baseband data transmission, if a further sampling operation is effected at a frequency higher than the data frequency to effect equalization in a wide band of the received signal.
  • the signal s(t) to be equalized is not first sampled as in FIG. 1, but applied directly to the (+) input of difference circuit 3.
  • the (-) input of this difference circuit receives the analog correction signal s(n-1) produced at the converter 21, which converts the digital samples supplied by a digital-type transversal filter 6 into analog samples.
  • comparator circuit 22 determines the sign r(t) and plays the part of decision circuit 4.
  • the circuit 8, which has for its object to provide the quantities Sgn[e(n)] in accordance with one of the formulae (15), is formed in the following way.
  • the corrected signal r(t) is applied to the cascade arrangement of two sample-and-hold circuits 23 and 24.
  • the first circuit 23 is activated by the clock signal H having the sampling frequency 1/T e and the second circuit 24 is activated by the complementary signal H.
  • the operation of this arrangement 23, 24 will now be described with reference to FIG. 5.
  • the diagram 5a represents the clock signal H having ascending edges formed at the instants n-2, n-1 and n.
  • the diagram 5b represents the signal H.
  • Diagram 5c represents the analogue signal r(t) which is applied to the input e 1 of circuit 23 and has the values r(n-2), r(n-1), r(n) at the instants n-2, n-1, n.
  • the sampling circuits 23 and 24 are conductive when their control signals H or H are in the low state and that they are blocked when these signals are in the high state.
  • the shape of the signal at the output s 1 of circuit 23 (that is to say at the input e 2 of circuit 24), such as it is shown in diagram 5d, can be derived therefrom.
  • the shape of the signal at the output s 2 of circuit 24, shown in diagram 5e, can be derived from diagram 5d, taking account of a certain signal setting time when circuit 24 becomes conductive.
  • the diagrams of FIG. 5 clearly show that just prior to an ascending edge of the clock H, for example the edge produced at the instant n, the signal at the input e 1 of circuit 23 has the value r(n) and the signal at the output s 2 of circuit 24 has the value r(n-1).
  • the signal r(t) is also applied to the (+) input of two comparator circuits 25 and 26.
  • the signal obtained at the output s 2 of circuit 24 is applied directly to the (-) input of comparator circuit 25 and, via an inverting amplifier 27, to the (-) input of comparator circuit 26.
  • the signals ⁇ (n) and ⁇ (n) perfectly represent the quantities Sgn[r(n)-r(n-1)] and Sgn[r(n)+r(n-1)] which, in accordance with the formula (15) are necessary to obtain the quantity Sgn[e(n)].
  • the signals ⁇ (n) and ⁇ (n) thus formed are applied to the D-input of flip-flops 28 and 29, respectively, to be sampled on the ascending edges of the clock signal H.
  • the sampled signals ⁇ (n) and ⁇ (n) are applied to a switch 30 which, using the formulae (15), is instructed to direct towards an output 31 of calculating circuit 8 either the signal ⁇ (n), or the signal ⁇ (n), depending on whether the quantity PS(n) is positive or negative.
  • Switch 30 is formed in the usual way by means of AND-gates 32 and 33, an OR-gate 34 and an inverter 35 arranged as shown in the FIG. 4. The switch is controlled by a logic control signal appearing at its control terminal 39 and being representative of the quantity PS(n).
  • This control signal is formed in the following way: the output signal of decision circuit 4 which represents the quantity Sgn[r(t)] is applied simultaneously to a first input of an Exclusive-OR-circuit 36 and to the D-input of a flip-flop 37 to be sampled at the ascending edges of the clock signal H.
  • the output of flip-flop 37 is connected to the second input of Exclusive-OR gate 36.
  • the first input of Exclusive-OR gate 36 receives the quantity Sgn[r(n)] while its second input receives the quantity Sgn[r(n-1)], stored in the flip-flop 37 at the preceding instant n-1.
  • this error signal it is sufficient to use in error calculating circuit 8 the clock signal having the frequency H/2, while maintaining the sampling frequency H for transversal filter 6.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)
  • Filters That Use Time-Delay Elements (AREA)
US06/539,582 1982-10-11 1983-10-06 Self-adaptive equalizer for baseband data signals Expired - Fee Related US4577329A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FR8216997A FR2534426A1 (fr) 1982-10-11 1982-10-11 Egaliseur auto-adaptatif pour signal de donnees en bande de base
FR8216997 1982-10-11

Publications (1)

Publication Number Publication Date
US4577329A true US4577329A (en) 1986-03-18

Family

ID=9278146

Family Applications (1)

Application Number Title Priority Date Filing Date
US06/539,582 Expired - Fee Related US4577329A (en) 1982-10-11 1983-10-06 Self-adaptive equalizer for baseband data signals

Country Status (7)

Country Link
US (1) US4577329A (de)
EP (1) EP0106406B1 (de)
JP (1) JPH0697729B2 (de)
AU (1) AU560892B2 (de)
CA (1) CA1211516A (de)
DE (1) DE3362943D1 (de)
FR (1) FR2534426A1 (de)

Cited By (31)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4669092A (en) * 1984-10-09 1987-05-26 U.S. Philips Corporation Arrangement for receiving digital data comprising an arrangement for adaptive timing recovery
US4727543A (en) * 1985-04-22 1988-02-23 Telefonaktiebolaget Lm Ericsson Method and apparatus for adjusting a digital equalizing filter
US4759035A (en) * 1987-10-01 1988-07-19 Adtran Digitally controlled, all rate equalizer
US4870657A (en) * 1987-06-09 1989-09-26 U.S. Philips Corp. Data signal transmission system using decision feedback equalization
US4937809A (en) * 1987-02-20 1990-06-26 Pioneer Electronic Corporation Optical information recording apparatus
US5048060A (en) * 1987-11-16 1991-09-10 Nec Corporation Digital signal receiving circuit with means for controlling a baud rate sampling phase by a power of sampled signals
US5233635A (en) * 1990-06-14 1993-08-03 Oy Nokia Ab Receiving method and receiver for discrete signals
US5432816A (en) * 1992-04-10 1995-07-11 International Business Machines Corporation System and method of robust sequence estimation in the presence of channel mismatch conditions
US5513214A (en) * 1992-03-05 1996-04-30 Loral Federal Systems Company System and method of estimating equalizer performance in the presence of channel mismatch
WO1998037671A1 (en) * 1997-02-25 1998-08-27 Globespan Semiconductor Inc. An adaptive pre-equalizer for use in data communications equipment
US5881108A (en) * 1996-02-22 1999-03-09 Globespan Technologies, Inc. Adaptive pre-equalizer for use in data communications equipment
EP0701350A3 (de) * 1994-09-06 2000-09-13 Matsushita Electric Industrial Co., Ltd. Blinder Transversalentzerrer
US6243425B1 (en) 1997-07-22 2001-06-05 Globespan Technologies, Inc. Adaptive precoding system and method for equalizing communication signal
US20040153898A1 (en) * 2003-02-05 2004-08-05 Fujitsu Limited Method and system for providing error compensation to a signal using feedback control
US20070273002A1 (en) * 2006-05-29 2007-11-29 Samsung Electronics Co., Ltd. Semiconductor Memory Devices Having Fuses and Methods of Fabricating the Same
US20070280389A1 (en) * 2006-05-30 2007-12-06 Fujitsu Limited System and Method for Asymmetrically Adjusting Compensation Applied to a Signal
US20070280383A1 (en) * 2006-05-30 2007-12-06 Fujitsu Limited System and Method for Adjusting Compensation Applied to a Signal
US20070280390A1 (en) * 2006-05-30 2007-12-06 Fujitsu Limited System and Method for the Non-Linear Adjustment of Compensation Applied to a Signal
US20070280341A1 (en) * 2006-05-30 2007-12-06 Fujitsu Limited System and Method for the Adjustment of Offset Compensation Applied to a Signal
US20070297209A1 (en) * 2006-05-30 2007-12-27 Fujitsu Limited System and Method for Adjusting Offset Compensation Applied to a Signal
US20070297248A1 (en) * 2006-05-30 2007-12-27 Fujitsu Limited System and Method for Adjusting Compensation Applied to a Signal Using Filter Patterns
US20080056344A1 (en) * 2006-05-30 2008-03-06 Fujitsu Limited System and Method for Independently Adjusting Multiple Compensations Applied to a Signal
US20080224793A1 (en) * 2007-03-15 2008-09-18 Babanezhad Joseph N Joint phased training of equalizer and echo canceller
WO2008130308A1 (en) 2007-04-19 2008-10-30 Syntune Ab Device for controlling the current through a pn junction.
US20100142604A1 (en) * 2008-12-09 2010-06-10 Yehuda Azenkot Method and apparatus of frequency domain echo canceller
US7804921B2 (en) 2006-05-30 2010-09-28 Fujitsu Limited System and method for decoupling multiple control loops
US7804894B2 (en) 2006-05-30 2010-09-28 Fujitsu Limited System and method for the adjustment of compensation applied to a signal using filter patterns
US7817757B2 (en) 2006-05-30 2010-10-19 Fujitsu Limited System and method for independently adjusting multiple offset compensations applied to a signal
US7839958B2 (en) 2006-05-30 2010-11-23 Fujitsu Limited System and method for the adjustment of compensation applied to a signal
US8040943B1 (en) * 2007-03-15 2011-10-18 Netlogic Microsystems, Inc. Least mean square (LMS) engine for multilevel signal
US8064510B1 (en) * 2007-03-15 2011-11-22 Netlogic Microsystems, Inc. Analog encoder based slicer

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3685536T2 (de) * 1985-08-28 1993-01-21 Nippon Electric Co Entscheidungsrueckgekoppelter entzerrer mit musterdetektor.
JPH0624399B2 (ja) * 1988-03-22 1994-03-30 富士通株式会社 受信信号処理方式
US7339990B2 (en) * 2003-02-07 2008-03-04 Fujitsu Limited Processing a received signal at a detection circuit

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3792356A (en) * 1971-12-27 1974-02-12 Ibm Receiver structure for equalization of partial-response coded data
US4225832A (en) * 1977-11-30 1980-09-30 Compagnie Industrielle Des Telecommunications Cit-Alcatel Self-adapting equalizer
US4384355A (en) * 1979-10-15 1983-05-17 Bell Telephone Laboratories, Incorporated Control of coefficient drift for fractionally spaced equalizers
US4388724A (en) * 1980-01-11 1983-06-14 Licentia Patent-Verwaltungs-Gmbh Adaptive equalizer device
US4389623A (en) * 1980-05-28 1983-06-21 Tokyo Shibaura Denki Kabushiki Kaisha Automatic equalizer ulitizing a preiodically contained reference signal

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5846092B2 (ja) * 1978-06-06 1983-10-14 日本電信電話株式会社 バイポ−ラ自動等化方式
GB2086193B (en) * 1980-10-07 1984-05-16 Standard Telephones Cables Ltd Digital transmission system

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3792356A (en) * 1971-12-27 1974-02-12 Ibm Receiver structure for equalization of partial-response coded data
US4225832A (en) * 1977-11-30 1980-09-30 Compagnie Industrielle Des Telecommunications Cit-Alcatel Self-adapting equalizer
US4384355A (en) * 1979-10-15 1983-05-17 Bell Telephone Laboratories, Incorporated Control of coefficient drift for fractionally spaced equalizers
US4388724A (en) * 1980-01-11 1983-06-14 Licentia Patent-Verwaltungs-Gmbh Adaptive equalizer device
US4389623A (en) * 1980-05-28 1983-06-21 Tokyo Shibaura Denki Kabushiki Kaisha Automatic equalizer ulitizing a preiodically contained reference signal

Cited By (41)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4669092A (en) * 1984-10-09 1987-05-26 U.S. Philips Corporation Arrangement for receiving digital data comprising an arrangement for adaptive timing recovery
US4727543A (en) * 1985-04-22 1988-02-23 Telefonaktiebolaget Lm Ericsson Method and apparatus for adjusting a digital equalizing filter
US4937809A (en) * 1987-02-20 1990-06-26 Pioneer Electronic Corporation Optical information recording apparatus
US4870657A (en) * 1987-06-09 1989-09-26 U.S. Philips Corp. Data signal transmission system using decision feedback equalization
US4759035A (en) * 1987-10-01 1988-07-19 Adtran Digitally controlled, all rate equalizer
US5048060A (en) * 1987-11-16 1991-09-10 Nec Corporation Digital signal receiving circuit with means for controlling a baud rate sampling phase by a power of sampled signals
US5233635A (en) * 1990-06-14 1993-08-03 Oy Nokia Ab Receiving method and receiver for discrete signals
US5513214A (en) * 1992-03-05 1996-04-30 Loral Federal Systems Company System and method of estimating equalizer performance in the presence of channel mismatch
US5432816A (en) * 1992-04-10 1995-07-11 International Business Machines Corporation System and method of robust sequence estimation in the presence of channel mismatch conditions
EP0701350A3 (de) * 1994-09-06 2000-09-13 Matsushita Electric Industrial Co., Ltd. Blinder Transversalentzerrer
US5881108A (en) * 1996-02-22 1999-03-09 Globespan Technologies, Inc. Adaptive pre-equalizer for use in data communications equipment
WO1998037671A1 (en) * 1997-02-25 1998-08-27 Globespan Semiconductor Inc. An adaptive pre-equalizer for use in data communications equipment
US6243425B1 (en) 1997-07-22 2001-06-05 Globespan Technologies, Inc. Adaptive precoding system and method for equalizing communication signal
US20040153898A1 (en) * 2003-02-05 2004-08-05 Fujitsu Limited Method and system for providing error compensation to a signal using feedback control
US7324589B2 (en) * 2003-02-05 2008-01-29 Fujitsu Limited Method and system for providing error compensation to a signal using feedback control
US20070273002A1 (en) * 2006-05-29 2007-11-29 Samsung Electronics Co., Ltd. Semiconductor Memory Devices Having Fuses and Methods of Fabricating the Same
US20070297248A1 (en) * 2006-05-30 2007-12-27 Fujitsu Limited System and Method for Adjusting Compensation Applied to a Signal Using Filter Patterns
US7839955B2 (en) 2006-05-30 2010-11-23 Fujitsu Limited System and method for the non-linear adjustment of compensation applied to a signal
US20070280341A1 (en) * 2006-05-30 2007-12-06 Fujitsu Limited System and Method for the Adjustment of Offset Compensation Applied to a Signal
US20070297209A1 (en) * 2006-05-30 2007-12-27 Fujitsu Limited System and Method for Adjusting Offset Compensation Applied to a Signal
US20070280383A1 (en) * 2006-05-30 2007-12-06 Fujitsu Limited System and Method for Adjusting Compensation Applied to a Signal
US20070280389A1 (en) * 2006-05-30 2007-12-06 Fujitsu Limited System and Method for Asymmetrically Adjusting Compensation Applied to a Signal
US20080056344A1 (en) * 2006-05-30 2008-03-06 Fujitsu Limited System and Method for Independently Adjusting Multiple Compensations Applied to a Signal
US7848470B2 (en) 2006-05-30 2010-12-07 Fujitsu Limited System and method for asymmetrically adjusting compensation applied to a signal
US20070280390A1 (en) * 2006-05-30 2007-12-06 Fujitsu Limited System and Method for the Non-Linear Adjustment of Compensation Applied to a Signal
US7839958B2 (en) 2006-05-30 2010-11-23 Fujitsu Limited System and method for the adjustment of compensation applied to a signal
US7760798B2 (en) 2006-05-30 2010-07-20 Fujitsu Limited System and method for adjusting compensation applied to a signal
US7764757B2 (en) 2006-05-30 2010-07-27 Fujitsu Limited System and method for the adjustment of offset compensation applied to a signal
US7787534B2 (en) 2006-05-30 2010-08-31 Fujitsu Limited System and method for adjusting offset compensation applied to a signal
US7801208B2 (en) 2006-05-30 2010-09-21 Fujitsu Limited System and method for adjusting compensation applied to a signal using filter patterns
US7804921B2 (en) 2006-05-30 2010-09-28 Fujitsu Limited System and method for decoupling multiple control loops
US7804894B2 (en) 2006-05-30 2010-09-28 Fujitsu Limited System and method for the adjustment of compensation applied to a signal using filter patterns
US7817712B2 (en) 2006-05-30 2010-10-19 Fujitsu Limited System and method for independently adjusting multiple compensations applied to a signal
US7817757B2 (en) 2006-05-30 2010-10-19 Fujitsu Limited System and method for independently adjusting multiple offset compensations applied to a signal
US20080224793A1 (en) * 2007-03-15 2008-09-18 Babanezhad Joseph N Joint phased training of equalizer and echo canceller
US8040943B1 (en) * 2007-03-15 2011-10-18 Netlogic Microsystems, Inc. Least mean square (LMS) engine for multilevel signal
US8054873B2 (en) 2007-03-15 2011-11-08 Netlogic Microsystems, Inc. Joint phased training of equalizer and echo canceller
US8064510B1 (en) * 2007-03-15 2011-11-22 Netlogic Microsystems, Inc. Analog encoder based slicer
WO2008130308A1 (en) 2007-04-19 2008-10-30 Syntune Ab Device for controlling the current through a pn junction.
US20100142604A1 (en) * 2008-12-09 2010-06-10 Yehuda Azenkot Method and apparatus of frequency domain echo canceller
US8619897B2 (en) 2008-12-09 2013-12-31 Netlogic Microsystems, Inc. Method and apparatus of frequency domain echo canceller

Also Published As

Publication number Publication date
EP0106406A1 (de) 1984-04-25
CA1211516A (en) 1986-09-16
JPH0697729B2 (ja) 1994-11-30
FR2534426B1 (de) 1984-11-23
AU2001383A (en) 1984-04-19
EP0106406B1 (de) 1986-04-09
JPS59107624A (ja) 1984-06-21
FR2534426A1 (fr) 1984-04-13
DE3362943D1 (en) 1986-05-15
AU560892B2 (en) 1987-04-16

Similar Documents

Publication Publication Date Title
US4577329A (en) Self-adaptive equalizer for baseband data signals
US4468786A (en) Nonlinear equalizer for correcting intersymbol interference in a digital data transmission system
US5353306A (en) Tap-weight controller for adaptive matched filter receiver
US4531220A (en) Receiver for a data transmission modem, comprising an echo canceller and an equalizer
US5581585A (en) Phase-locked loop timing recovery circuit
US5157690A (en) Adaptive convergent decision feedback equalizer
US4571465A (en) Echo canceller for a baseband data signal
US4789994A (en) Adaptive equalizer using precursor error signal for convergence control
Mueller et al. Timing recovery in digital synchronous data receivers
US5031194A (en) Wideband digital equalizers for subscriber loops
US7646807B1 (en) Receiver system with interdependent adaptive analog and digital signal equalization
US5020078A (en) Baudrate timing recovery technique
US6370190B1 (en) Data receiver including hybrid decision feedback equalizer
US7242712B1 (en) Decision feedback equalizer (DFE) for jitter reduction
US5638409A (en) Data receiving device for reproducing a received symbol from a received data signal
US5471504A (en) Bilinear decision feedback equalizer
US4091331A (en) Arrangement for compensating carrier phase errors in a receiver for discrete data values
US4097807A (en) Automatic equalizing method and system
US5267265A (en) Decision feedback equalizer with expansion and decision circuit
US6879639B1 (en) Data transceiver with filtering and precoding
US4964118A (en) Apparatus and method for echo cancellation
US5191596A (en) Apparatus and method for timing recovery in the reception of base band digital signals
EP0787394B1 (de) Adaptiver entzerrer
US5121415A (en) Adjusting filter coefficients
US7154946B1 (en) Equalizer and equalization method for return-to-zero signals

Legal Events

Date Code Title Description
AS Assignment

Owner name: TELECOMMUNICATINS RADIOELECTRIQUES ET TELEPHONIQUE

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNORS:BRIE, RICHARD;GUIDOUX, LOIC B. Y.;REEL/FRAME:004201/0564

Effective date: 19831117

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

AS Assignment

Owner name: TRT TELECOMMUNICATIONS RADIOELECTRIQUES ET TELEPHO

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TELECOMMUNICATIONS RADIOELECTRIQUES ET TELEPHONIQUES T.R.T.;REEL/FRAME:006942/0935

Effective date: 19900120

REMI Maintenance fee reminder mailed
LAPS Lapse for failure to pay maintenance fees
FP Lapsed due to failure to pay maintenance fee

Effective date: 19980318

STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362