US4263658A - Electronic apparatus capable of storing operational sequence - Google Patents
Electronic apparatus capable of storing operational sequence Download PDFInfo
- Publication number
- US4263658A US4263658A US06/022,142 US2214279A US4263658A US 4263658 A US4263658 A US 4263658A US 2214279 A US2214279 A US 2214279A US 4263658 A US4263658 A US 4263658A
- Authority
- US
- United States
- Prior art keywords
- information
- mode
- input
- memory means
- mode setting
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/01—Input arrangements or combined input and output arrangements for interaction between user and computer
- G06F3/02—Input arrangements using manually operated switches, e.g. using keyboards or dials
- G06F3/023—Arrangements for converting discrete items of information into a coded form, e.g. arrangements for interpreting keyboard generated codes as alphanumeric codes, operand codes or instruction codes
- G06F3/0232—Manual direct entries, e.g. key to main memory
Definitions
- the present invention relates to electronic apparatus provided with a mode setting switch and being capable of preventing misoperation in a device such as a calculator. For example, in a calculator and the like a misoperation occurs sometimes when key codes once stored in a key buffer are derived from the key buffer to process the key codes.
- the present invention is directed to a solution of such problem by storing also the operational status of the mode setting switch at the time when the key entry was made.
- desk-top calculators are classified into three groups, that is, small type, middle type and large type calculators.
- the small type calculator is not provided with a key buffer and thus the input of a key is valid only when the control phase is just in a status of waiting for reading-in of the key information.
- the middle and large type calculators are provided with a buffer memory in which information of successive keying is stored for a time. Such key information stored in the buffer memory can be derived from it later at any desired time. In this case, there is a time lag between the input of information by keying and the derivation of the key information.
- a mode setting switch for setting various modes of operation for processing the input data
- the combination use of the status of the mode setting switch and the key information are designed to provide various different functions.
- the status of the mode setting switch at the time when the key information is derived from the buffer will be different from that at the time when the key information is entered.
- FIG. 1 is a block diagram showing a preferred embodiment of the invention
- FIG. 3 is another flow chart showing the manner of deriving key information in accordance with the invention.
- the reference numeral 1 designates a 7-bit key code register to which a processor 8 can refer without limitation.
- 2 is a switch register used to reproduce various positions of a mode setting switch.
- the processor 8 can refer also to the switch register 2 without any limitation.
- Designated by 3 is an input information buffer memory for buffering key information as well as information of the mode setting switch.
- 4 is an external key circuit which generates output signals relating to the 7-bit key code under keying and relating to an interruption signal for informing whether or not keying is completed. The interruption signal becomes "1" when a new keying is completed and it is turned to "0" in response to a readout signal.
- 5 is a register for holding information of the positions which the mode setting switch has once taken.
- 6 is an external switch circuit which generates signals of the mode setting switch.
- 7 is a comparator for comparing the content of 5 with that of 6 to check whether any change has taken in the position of the switch or not.
- the above mentioned mode setting switch may be, for example, a print selection switch or program selection switch.
- the mode setting switch Every time when the mode setting switch is operated, information thereof is stored for the time in the buffer memory 3 through the switch circuits 6 and 5. Also, the key information is stored in the memory 3 one by one in the order of keying through the key circuit 4. The key information is transferred from the memory 3 to the processor 8 in a regular order of "first in, first out" through the key code register 1. At the same time, the switch information once stored is transferred from the memory 3 to the processor 8 in a similar manner through the switch register 2. In this manner, data processing is performed in a correct order corresponding to the order of key input of the data. Therefore, it is no longer necessary for the operator to worry about whether the order is correct or not. This ensures the operator to operate the apparatus smoothly and at ease.
- first stored switch information is first derived from the memory 3 through the register 2 for data processing.
- FIG. 2 is a flow chart showing an example of such control procedure.
- a new keying makes the key circuit 4 generate a 7-bit key code.
- the most significant bit, namely interruption demand bit turns up to high level and demands an interruption process of the processor 8.
- the processor 8 starts excuting the interruption processing program shown in FIG. 2.
- the comparator 7 compares the content of the past switch circuit 5 with that of the external switch circuit 6. When the answer is "No", that is, when the latter content is different from the former, the content of the switch circuit 6 is shifted to the circuit 5. Then, it is stored in the key buffer 3. So long as the switch information remains unchanged, no switch information is added in the key buffer 3. This prevents the key buffer from being wasted.
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Human Computer Interaction (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Input From Keyboards Or The Like (AREA)
- Calculators And Similar Devices (AREA)
Abstract
Electronic apparatus having a mode setting switch, keys for keying in information, a memory for storing information to be processed entered by the keys and the mode setting switch, and provisions for controlling the memory to accept information from the mode setting switch only when changes are made in such mode information.
Description
1. Field of the Invention
The present invention relates to electronic apparatus provided with a mode setting switch and being capable of preventing misoperation in a device such as a calculator. For example, in a calculator and the like a misoperation occurs sometimes when key codes once stored in a key buffer are derived from the key buffer to process the key codes. The present invention is directed to a solution of such problem by storing also the operational status of the mode setting switch at the time when the key entry was made.
2. Description of the Prior Art
In view of size, desk-top calculators are classified into three groups, that is, small type, middle type and large type calculators. Generally, the small type calculator is not provided with a key buffer and thus the input of a key is valid only when the control phase is just in a status of waiting for reading-in of the key information. However, the middle and large type calculators are provided with a buffer memory in which information of successive keying is stored for a time. Such key information stored in the buffer memory can be derived from it later at any desired time. In this case, there is a time lag between the input of information by keying and the derivation of the key information. In such type of calculators, there may be used a mode setting switch for setting various modes of operation for processing the input data, and the combination use of the status of the mode setting switch and the key information are designed to provide various different functions. In this case, since there is a time lag between the time when the input of information is entered by keys and the time when the derivation of the key information is made, and the status of the mode setting switch will be changed during the time, the status of the mode setting switch at the time when the key information is derived from the buffer will be different from that at the time when the key information is entered.
The above fact gives some inconvenience for such type of calculator which has various different functions in accordance with different combinations of the status of a mode setting switch and the keys. Sometimes, the calculator will function differently from what the operator expects at that time.
Accordingly, it is a general object of the invention to provide electronic apparatus which is able to reproduce the status of the mode setting switch at the time when key information was entered by storing information of change of status of the mode setting switch also in the key buffer and by executing the processing of the input data in accordance with the input information.
Other and further objects, features and advantages of the invention will appear more fully from the following description taken in connection with the accompanying drawing.
FIG. 1 is a block diagram showing a preferred embodiment of the invention;
FIG. 2 is a flow chart showing the manner of control for an interruption process in accordance with the principle of the invention; and
FIG. 3 is another flow chart showing the manner of deriving key information in accordance with the invention.
In FIG. 1 showing an embodiment of the invention, the reference numeral 1 designates a 7-bit key code register to which a processor 8 can refer without limitation. 2 is a switch register used to reproduce various positions of a mode setting switch. The processor 8 can refer also to the switch register 2 without any limitation. Designated by 3 is an input information buffer memory for buffering key information as well as information of the mode setting switch. 4 is an external key circuit which generates output signals relating to the 7-bit key code under keying and relating to an interruption signal for informing whether or not keying is completed. The interruption signal becomes "1" when a new keying is completed and it is turned to "0" in response to a readout signal. 5 is a register for holding information of the positions which the mode setting switch has once taken. 6 is an external switch circuit which generates signals of the mode setting switch. 7 is a comparator for comparing the content of 5 with that of 6 to check whether any change has taken in the position of the switch or not.
The above mentioned mode setting switch may be, for example, a print selection switch or program selection switch.
Every time when the mode setting switch is operated, information thereof is stored for the time in the buffer memory 3 through the switch circuits 6 and 5. Also, the key information is stored in the memory 3 one by one in the order of keying through the key circuit 4. The key information is transferred from the memory 3 to the processor 8 in a regular order of "first in, first out" through the key code register 1. At the same time, the switch information once stored is transferred from the memory 3 to the processor 8 in a similar manner through the switch register 2. In this manner, data processing is performed in a correct order corresponding to the order of key input of the data. Therefore, it is no longer necessary for the operator to worry about whether the order is correct or not. This ensures the operator to operate the apparatus smoothly and at ease. Furthermore, by storing new information of the mode setting switch in the buffer memory 3 in parallel to the previously stored information only when there appeared some change in the information of the switch, an economical use of the buffer memory can be attained. In deriving the switch information, first stored switch information is first derived from the memory 3 through the register 2 for data processing. FIG. 2 is a flow chart showing an example of such control procedure.
In FIG. 2, a new keying makes the key circuit 4 generate a 7-bit key code. The most significant bit, namely interruption demand bit turns up to high level and demands an interruption process of the processor 8. In replying to this demand, the processor 8 starts excuting the interruption processing program shown in FIG. 2.
In the first place, the comparator 7 compares the content of the past switch circuit 5 with that of the external switch circuit 6. When the answer is "No", that is, when the latter content is different from the former, the content of the switch circuit 6 is shifted to the circuit 5. Then, it is stored in the key buffer 3. So long as the switch information remains unchanged, no switch information is added in the key buffer 3. This prevents the key buffer from being wasted.
In order to differentiate the switch information from the key code information in the key buffer 3, the former has "1" given to the most significant bit of 8 bits in total whereas the latter has "0". Transferring the data into the key buffer is effected in a manner known per se.
The processor 8 can take up, when necessary, from the corresponding registers the key code information and the switch information related to the key code information in accordance with the program shown in FIG. 3. The switch register 2 is rewritten only when switch information is derived therefrom. Therefore, the register 2 continues holding the same switch information so long as no switch information takes off from it.
As will be understood from the foregoing, with the electronic apparatus in accordance with the invention, key information can be taken up from the key buffer while reproducing the position of the switch in which the information was once put in the apparatus. Therefore, the operator can carry out the necessary processing of data while considering the key code register 1 to be the key circuit 4 and the switch register 2 to be the switch circuit 6. This has a great effect on the minimization of operation errors by the operator as well as by the apparatus itself. Since during processing neither the switch register 2 nor the key code register 1 undergoes any change, the operator can go on processing at ease.
Claims (4)
1. An electronic apparatus comprising:
mode setting means, and keyboard input means having a plurality of input keys for entering information;
mode memory means coupled to said mode setting means for storing mode information;
input information memory means coupled to said keyboard input means and said mode memory means for storing the operation sequence of said input keys and information set by said mode setting means;
comparing means coupled to said mode setting means and said mode memory means for comparing the mode information from said mode setting means and the mode information stored in said mode memory means; and
control means coupled to said input information memory means and responsive to the operation of any one of said input keys for controlling said input information memory means to store the content of said mode memory means and the signal produced by the operation of the input keys, for controlling said mode memory means to refresh the mode information from said mode setting means when said comparing means detects incoincidence of information from said mode setting means and said mode memory means, and for controlling said mode memory means to retain the previous contents thereof, and said input information memory means to store a signal produced by the operation of the input key, when said comparing means detects the coincidence of said mode setting means and said mode memory means.
2. An electronic apparatus according to claim 1, further comprising means for reading out the operation sequence stored in said input information memory means, and a first register coupled to said reading out means for storing the mode information from said input information memory means.
3. An electronic apparatus according to claim 2, further comprising a second register coupled to said reading out means for storing input key information read out from said input information memory means.
4. An electronic apparatus according to claim 3, further comprising means coupled to said first and second registers for processing the key information entered from said second register in accordance with the mode information from said first register.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP53-35656 | 1978-03-28 | ||
JP53035656A JPS5831005B2 (en) | 1978-03-28 | 1978-03-28 | Electronics |
Publications (1)
Publication Number | Publication Date |
---|---|
US4263658A true US4263658A (en) | 1981-04-21 |
Family
ID=12447910
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US06/022,142 Expired - Lifetime US4263658A (en) | 1978-03-28 | 1979-03-20 | Electronic apparatus capable of storing operational sequence |
Country Status (3)
Country | Link |
---|---|
US (1) | US4263658A (en) |
JP (1) | JPS5831005B2 (en) |
DE (1) | DE2912037C2 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4633432A (en) * | 1981-09-11 | 1986-12-30 | Sharp Kabushiki Kaisha | System for transferring document data to non-volatile memory in a word processing apparatus |
US4648070A (en) * | 1981-09-08 | 1987-03-03 | Sharp Kabushiki Kaisha | Electronic translator with means for selecting words to be translated |
US4695983A (en) * | 1983-05-30 | 1987-09-22 | Sharp Kabushiki Kaisha | Calculator or pocket computer with selectable operational sequence |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0726754Y2 (en) * | 1987-07-10 | 1995-06-14 | カシオ計算機株式会社 | Input processing device |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3764993A (en) * | 1971-06-22 | 1973-10-09 | Ibm | Word backspace circuit for buffered key entry device |
US3858799A (en) * | 1972-07-14 | 1975-01-07 | Ricoh Kk | Control system for transfer of key input data in table-type electronic computer |
US3932838A (en) * | 1971-04-23 | 1976-01-13 | General Electric Company | Method and apparatus for controlling circuitry with a plurality of switching means |
US4079234A (en) * | 1975-12-12 | 1978-03-14 | Casio Computer Co., Ltd. | Manual key input apparatus |
US4099246A (en) * | 1973-12-17 | 1978-07-04 | Hewlett-Packard Company | Calculator having merged key codes |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3720820A (en) * | 1971-03-18 | 1973-03-13 | Tektranex Inc | Calculator with a hierarchy control system |
JPS5336732B2 (en) * | 1973-01-19 | 1978-10-04 | ||
JPS5531941B2 (en) * | 1973-11-22 | 1980-08-21 | ||
JPS5143911A (en) * | 1974-10-12 | 1976-04-15 | Nippon Telegraph & Telephone | |
DE2516370C3 (en) * | 1975-04-15 | 1983-01-05 | Nixdorf Computer Ag, 4790 Paderborn | Method and circuit arrangement for determining the actuation of the keys on a keypad |
JPS5222829A (en) * | 1975-08-15 | 1977-02-21 | Hitachi Ltd | Method to identify the contact |
-
1978
- 1978-03-28 JP JP53035656A patent/JPS5831005B2/en not_active Expired
-
1979
- 1979-03-20 US US06/022,142 patent/US4263658A/en not_active Expired - Lifetime
- 1979-03-27 DE DE2912037A patent/DE2912037C2/en not_active Expired
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3932838A (en) * | 1971-04-23 | 1976-01-13 | General Electric Company | Method and apparatus for controlling circuitry with a plurality of switching means |
US3764993A (en) * | 1971-06-22 | 1973-10-09 | Ibm | Word backspace circuit for buffered key entry device |
US3858799A (en) * | 1972-07-14 | 1975-01-07 | Ricoh Kk | Control system for transfer of key input data in table-type electronic computer |
US4099246A (en) * | 1973-12-17 | 1978-07-04 | Hewlett-Packard Company | Calculator having merged key codes |
US4079234A (en) * | 1975-12-12 | 1978-03-14 | Casio Computer Co., Ltd. | Manual key input apparatus |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4648070A (en) * | 1981-09-08 | 1987-03-03 | Sharp Kabushiki Kaisha | Electronic translator with means for selecting words to be translated |
US4633432A (en) * | 1981-09-11 | 1986-12-30 | Sharp Kabushiki Kaisha | System for transferring document data to non-volatile memory in a word processing apparatus |
US4695983A (en) * | 1983-05-30 | 1987-09-22 | Sharp Kabushiki Kaisha | Calculator or pocket computer with selectable operational sequence |
Also Published As
Publication number | Publication date |
---|---|
DE2912037C2 (en) | 1986-07-24 |
DE2912037A1 (en) | 1979-10-11 |
JPS5831005B2 (en) | 1983-07-02 |
JPS54127624A (en) | 1979-10-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4181942A (en) | Program branching method and apparatus | |
US5043868A (en) | System for by-pass control in pipeline operation of computer | |
US4409654A (en) | Data processor adapted for interruption to an instruction stream | |
KR930016880A (en) | Electronic device and its fixing information | |
RU96107418A (en) | PERFORMING THE DATA PROCESSING INSTRUCTIONS | |
US4975872A (en) | Dual port memory device with tag bit marking | |
US3141151A (en) | Magnetic tape storage system for digital computers wherein an indication of the number of bits in a message is stored with the message | |
US4319322A (en) | Method and apparatus for converting virtual addresses to real addresses | |
US4263658A (en) | Electronic apparatus capable of storing operational sequence | |
US5107453A (en) | Data processor capable of executing division of signed data with a small number of program steps | |
EP0240606A2 (en) | Pipe-line processing system and microprocessor using the system | |
US4432056A (en) | Programmable electronic computer | |
EP0059758A1 (en) | Numerical control unit | |
US4816992A (en) | Method of operating a data processing system in response to an interrupt | |
US3316538A (en) | Circuit arrangement for processing parts of words in electronic computers | |
EP0060892A1 (en) | Keyboard-information input device in a numerical control unit | |
KR900002436B1 (en) | Bypass control system for pipeline processing | |
EP0278528A2 (en) | Area searching system | |
US5007056A (en) | Processing circuit having an error detecting and correcting circuit therein | |
US5218606A (en) | Current-spare switching control system | |
US5151980A (en) | Buffer control circuit for data processor | |
JP3597548B2 (en) | Digital signal processor | |
JPH0720769Y2 (en) | Small electronic calculator with programming function | |
SU491952A1 (en) | Device for exchanging information between RAM and processor | |
JPH0619758B2 (en) | Numerical data input device |