US3893083A - Key input indicating system - Google Patents

Key input indicating system Download PDF

Info

Publication number
US3893083A
US3893083A US337855A US33785573A US3893083A US 3893083 A US3893083 A US 3893083A US 337855 A US337855 A US 337855A US 33785573 A US33785573 A US 33785573A US 3893083 A US3893083 A US 3893083A
Authority
US
United States
Prior art keywords
key
entry
indicating
keys
key input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US337855A
Other languages
English (en)
Inventor
Satoshi Teramura
Kazuyuki Kurata
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sharp Corp
Original Assignee
Sharp Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sharp Corp filed Critical Sharp Corp
Application granted granted Critical
Publication of US3893083A publication Critical patent/US3893083A/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/02—Digital computers in general; Data processing equipment in general manually operated with input through keyboard and computation using a built-in program, e.g. pocket calculators
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/01—Input arrangements or combined input and output arrangements for interaction between user and computer
    • G06F3/048—Interaction techniques based on graphical user interfaces [GUI]
    • G06F3/0487—Interaction techniques based on graphical user interfaces [GUI] using specific features provided by the input device, e.g. functions controlled by the rotation of a mouse with dual sensing arrangements, or of the nature of the input device, e.g. tap gestures based on pressure sensed by a digitiser
    • G06F3/0489—Interaction techniques based on graphical user interfaces [GUI] using specific features provided by the input device, e.g. functions controlled by the rotation of a mouse with dual sensing arrangements, or of the nature of the input device, e.g. tap gestures based on pressure sensed by a digitiser using dedicated keyboard keys or combinations thereof
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/14—Digital output to display device ; Cooperation and interconnection of the display device with other functional units
    • G06F3/1407—General aspects irrespective of display type, e.g. determination of decimal point position, display with fixed or driving decimal point, suppression of non-significant zeros

Definitions

  • a key information indication system is incorporated into an electronic digital apparatus equipped with a key board for entering input information into the interior of the apparatus and an indication device for indicating the entered information.
  • the system in particularly adapted to avoid indication of any futile or insignificant information such as undesired zeros" in digit positions exceeding the most significant digit of the effective decimal numbers introduced by the keys.
  • a suppression register N having a capacity of a predetermined number of bits corresponding to the digit capacity of a main register X is provided for counting the number of key depressions and providing suppresion signals to inhibit indication of the insignificant information.
  • the input information from the key board is directly coupled with the suppression register N to provide a suppression signal during information entry modes to accomplish the desired indication suppression without necessitating detection of any digit other than zero stored in the suppression register.
  • Y O--(d) tantalum SECOND ENTR may: [:1
  • This invention relates to an input information indication system, and more particularly to an improved input information entry and indication system which provides inhibitation signals avoiding indication of any insignificant infonnation during the entry process of key input information.
  • This invention is particularly applicable to electronic desk-top calculators, electronic cash registers, electronic price computing scales, etc., in which the entering inputs and the results of calculation are indicated as a series of numbers or digits by the use of indicator tubes.
  • the contents stored in a main register are examined by a detection circuit responsive to a digit other than zero, which thus decides significances of the information applied therein.
  • the output from the detection circuit is then applied to an additional register, the outputs of which directly control inhibition and allowance of the indication of information.
  • the contents to be displayed are required to stand in the main register in the same manner and especially in the case of indicating of key inputs, the contents of key inputs are first applied to the main register during the process of key input entry and thereafter the contents stored in the main register are read out to provide indication of key input entry.
  • the primary object of this invention is to provide an improved key input indication system which avoids one or more of the disadvantages and limitations of the above conventional devices.
  • Another object of this invention is to provide an improved key input indication system which is capable of avoiding the indication of insignificant information during the process of key input entry to a main register within an electronic digital apparatus.
  • Still another object of this invention is to provide a key input indicating system which is peculiarly suitable for avoidance of the indication of ineffective zeros in a series of display tubes during the key input entry process.
  • a further object of this invention is to provide a key input indication system which can accomplish ineffective zero-suppressed indication without necessitating entry and withdrawal of the key information into and from a main register.
  • Another object of this invention is to provide a key input indicating system which achieves the simultaneous provision of the avoidance of ineffective indication and the entry of key input information into a main register in a binary code fashion.
  • this invention provides a key input information indicating system comprising a plurality of keys for entering individual key inputs upon the manual depression thereof, a series of indicating elements for indicating the entered key input, a counter suppression register responsive to the key inputs for counting the number of the manual depressions of the keys, the outputs of the counter suppression register being indicative of the number of key inputs to be actually indicated, and a connection coupling the counter outputs with the indicating elements thereby inhibiting the indication of insignificant information in the series of the indicating elements.
  • FIG. I is a schematic block diagram illustrating an exemplary digital apparatus wherein this invention is embodied.
  • FIG. 2 is a schematic block diagram illustrating an embodiment of a key input indicating system in accordance with this invention.
  • FIG. 3 is a circuit diagram illustrating an indicating device within the system of FIG. 2.
  • FIG. 4 is a time chart illustrating the relation of various timing signals used in the FIG. 2 embodiment.
  • FIGS. SA-SD are diagrams which further explain the operation mode of the FIG. 2 embodiment.
  • FIG. 6 is a schematic block diagram illustrating another embodiment of the key input indicating system.
  • FIG. 7 is a diagram which further explains the operation of the FIG. 6 embodiment.
  • the input device includes a lO-key type keyboard KB provided with numeral keys 0 through 9, a decimal point key and operational function keys X, etc., and can introduce the key signals relating to numerical values and operation processing through desired ones of the keys manually depressed by an operator.
  • the numerical processing section of the input device is directly coupled to a main register X and a decimal point register .1: and numerical information and decimal point infonnation is respectively written in the registers X, X.
  • the operation indication section of the input device is directly coupled to a control unit C containing a program matrix, conditional flip-flops, etc.
  • the numerical values processed in this system are of binary coded decimal notation (four bits in each digit) and the register X has a capacity of 16 digits (4 X 16 bits) wheras the decimal point register x has a capacity of 16 bits.
  • the control unit C generates micro orders necessary for execution of various arithmetic operations and the micro orders are introduced into inputs of logic gates provided between various sections of the calculator to control flows of numerical information therebetween.
  • a clock pulse generator CP is provided for generating a train of clock pulses (not shown) used for a standard of synchronous control of various devices and a timing signal generator TC variously modifies the clock pulses to produce digit time signals T, through T word time signals CPC and so forth as shown in FIG. 4.
  • the digit timing signals T T represent a time scale indicative of weights of digits in the case of viewing the information serially circulating through the register from the outputs thereof.
  • the clock pulses d D occur every one digit time period.
  • An indication device DP contains a series of indication or display tubes DP, through DP (such as, fluorescent type tubes) of a 16 digit capacity which is the same capacity as the main register X, thereby providing digital indication of the contents stored in the register X.
  • the indication device is of a dynamic type wherein the information serially delivered is commonly supplied to all of the indication tubes DP, through DP via a decoder DC while the digit time signals T through T are supplied to the respective individual tubes DP to sequentially energize them.
  • FIG. 2 illustrates an embodiment of the key input storage and indication controlling arrangement which is an important feature.
  • a supperssion register N is of a capacity of 16 bits, the contents of which are stored by circulation synchronous with shift operations in the main register X.
  • the suppression register N stores in formation for the purpose of the avoidance of insignificant indication and thus stores 1 in certain bit positions corresponding to the digit positions in the indication tube series to be indicated.
  • application of the timing signals into the corresponding indicating tubes is under the control of outputs of the suppression register N. That is, the indication tubes DP p are only energized when both the timing signals and the outputs of the register N applied therein are l.
  • Depression of the numeral key or decimal point key provides a key depression signal K, which in turn is introduced into an entry control circuit PK for determining timings of entry mode into the main register X.
  • the control circuit PK thus provides an entry controlling signal P having one word time period synchronous with the clock pulses CPC and the key depression signal K.
  • the entry controlling signal P is applied to input gates to the registers X, N to control the entry of information into the registers X, N.
  • the operation mode of key signal entry may be divided into two kinds: (i) The first mode is called first entry mode" which is required to introduce new numerical information into the most significant digit place after the depression of any operational function keys X, etc., or completion of arithmetic operations. This mode will eliminate all of the previous contents in the main register X and also the previous contents in the suppression register N. At this time new numerical value is entered into the most or least significant digit place X16 or X1 of the main register X and l is entered into the corresponding bit position X16 or XI of the suppresion register N.
  • the second mode is called second entry mode which follows the above first entry mode and is required to enter the succeeding numerical values into the corresponding digit places other than the most or least significant digit place of the main register X. This mode also causes the succeeding numerical values to be introduced to the left or right of the first entered numerical information and the corresponding bit positions of the suppresion register N to store I.
  • FIG. 2 illustrate an example which is constructed and arranged to enter consecutively the numerical key inputs in descending order of significance, i.e., from the most significant digit to the least significant digit. Therefore, in this instance, the first entry mode is accomplished against the most significant digit position X16 while the second entry modes are accomplished against the succeeding digit positions X15 X7, in descending order.
  • the suppression register N provides differences in operation modes between the first and second entry processes.
  • the entry modes as to the numerical information are, in fact, divided into three cases, namely, a numerical key 0, other numerical keys I through 9, and a decimal point key
  • depression of the numerical key 1 causes an encoder EC to produce serial binary coded decimal numbers indicative of decimal number 1 and initiates the key depression signal generator PK.
  • the key signals are applied to a set input terminal of a decision flip-flop B, and AND gates AGl, AG2 via OR gates 0G2, 063 while the inversion thereof are applied to AND gates A03, AG4.
  • the decision flip-flop B detects distinction between the first entry mode and the second entry modes, and for example is reset in response to depression of the function key FK, the reset conditions thereof being representative of the first entry mode.
  • the operational conditions of the decision flip-flop B are synchronous with the signals P'CPC.
  • the numerical information (binary codeddecimal number is introduced into the most significant digit place X16 of the main register X because the digit time signal T16 opens an AND gate G1 via an inhibition gate 161.
  • the AND gate AG3 is closed by outputs from an OR gate 0G3 during one word time period from occurrence of the entry control signal P to application of the digit time signal T16 to eliminate all of the previous contents of the register X preceding the entry mode.
  • the suppression register N provides I only to the indication tube DP16 in the most significant digit position to energize it and thus the indication tubes DPl through DP in the remaining digit positions are all de-energized to inhibit the useless indication of ineffective zeros.
  • the coded decimal number indicative of 0 is introduced into the most significant digit position X16 of the register X in the same manner as the other numerical keys 1 through 9.
  • the suppression register N does not recive any information since the logical conditions are not established for the AND gate AGS. It will be understood that the supperssion register N does not respond to a key depression corresponding to the first entry relating to the numerical key 0.
  • the decimal point key When the decimal point key is manually depressed under the reset conditions of the decision flip-flop B, the contents of the register X disappear but then the suppression register N receives 1 in the most significant bit position N16 thereof. This is due to the fact that the key signals from the decimal point key opens the AND gate AGS through the OR gate 064 as well as the opening of the gates AG2,AG4 through an AND gate AG6 and OR gate 063.
  • the most significant bit position of the decimal point register 2 stores I, which activates a decimal point segment of the indication tube DP16 at the timing T16.
  • the decision flip-flopf B is reset through a loop containing the decimal point key AND gate AG6 and OR gate 0G3 and thereafter interprets the next key entry as the second entry mode.
  • the second key entry mode is treated as follows.
  • the output from the OR gate 0G 3 closes the AND gate AG 4 and opens the AND gate AG2 upon depression of the numerical key 2.
  • the AND gates AG7, AG8 are opened by the set output from the decision flip-flop B and as a result 1 previously stored in the most significant bit position N16 is taken out as the output Na at the timing T15 and then introduced into the bit positon N16 of the suppression register N via the gates AG 8, 0G5, AGS and 0G 6.
  • the output 1 from the bit position N1 opens the AND gate AG 7 at the timing T16 to enter into the most signficant bit position N 16 through the gates 06 5, AG 2 and 0G 6.
  • the coded number 2 is repeatedly applied to the AND gate AG 1 and the output from the gate 06 7 detennines the timing of entry thereof into the main register X. Since the gate 0G 7 is controlled by the AND gate AG 9 which in turn is controlled by the gate 1G2, the AND gate AG 1 is opened at the timing T 15 to enter the numerical information 2. Thus, the timing of entry operation in the second key entry mode is under the control of the outputs Na of the register N.
  • An AND gate AG 10 is provided for constituting a circulation loop in the register X upon key depression.
  • the numeral 1 is entered into the digit position X16 via the gate AG 10 at the timing T 16.
  • the key inputs 1, 2 are continuously entered commencing with the most significant digit position thereby causing the indication tubes DP 16, DP 15 to indicate the key input infonnation l,2,---.
  • the entry operation of third digit information is carried out in the same manner as the above second entry mode.
  • the outputs of the AND gate AG 9 are provided at the time T 14 and the third digit place information is entered into the digit place X 14 of the main register X.
  • the bit positions N 16, N 15, N 14 of the suppression register N store 1. In other words, the suppression register N is operative to count effective key depression for purpose of avoiding the ineffective indication.
  • numeric l information is consecutively entered into the main register X in the ascending order of significance.
  • the timing of entry operation into the main register X is fixed, namely, T
  • the entry control circuit PK produces the entry control signal P to enter the coded numerical information 3 into the register X at the timing T That is, the least significant digit place X1 of the register X stores the numeral 3. Differing from the FIG. 2 embodiment the buffer register XD (one digit capacity) is provided for left shift operation.
  • the digit time signal T1 is applied to the suppression register N through the gate AG 12 and thus the least significant bit position N thereof stores 1.
  • the suppresion register N also is provided with a suppression buffer ND for left shift operation. After completion of the first key entry mode the information circulates through a loop N, [C 3 OG 9 -N 16 N,.
  • the AND gate AG 11 provides its output to the inhibit gates 16 4, 1G 6.
  • Logical conditions for the AND gate AG 14 are met at the timing T allowing the numeral 4 to enter into the register X.
  • the register N stores I with the gate AG 13 opened.
  • the contents 3 of the suppression buffer ND is introduced into the suppression register N through the gate [6 4. The succeeding key entry operations will be carried out in the same manner.
  • the contents of the register X may be transferred to an additional register.
  • a key input information indicating system comprising;
  • a counter responsive to the key inputs for counting the number of the manual depressions of the keys, the outputs of the counter being indicative of the number of key inputs to be actually indicated;
  • connection coupling the counter outputs with the indicating elements thereby inhibiting the indication of insignificant information in the series of the indicating elements
  • a key input information indicating system as defined in claim 1 which further comprises a second detection circuit means connected between said keys and said counter for detecting whether a key depression is concerned with the numeral 0, the numerals 1 through 9, or a decimal point 3.
  • a key input information indicating system as defined in claim 1 wherein said indicating element series is of the dynamic drive type and the outputs from said detection circuit means control the avoidance and allowance of the indication in the series of the indicating elements in dynamic fashion.
  • a key input information indicating system as defined in claim 1 which further comprises a register connected to said keys for storing the entered key inputs in a predetermined code notation.
  • a key input information indicating system as defined in claim 2. which further comprises a register connected to said keys for storing the entered key inputs in a predetermined code notation.
  • a key input information entry and indicating system comprising:
  • a storage register for storing the key input information entered therein in a predetermined code notation
  • counter means responsive to said key input signals for counting the number of depressions of said keys, said counter giving an output indicative of the number of significant key input signals required to be displayed;
  • a first detection circuit connected between said keys and said counter means and said storage register for detecting whether said key depression is in a first key entry mode of operation of said system or a second key entry mode thereof, the entry of a digit being placed into the most or least significant place in the storage register when in the first key entry mode and the entry of succeeding digits being placed into the corresponding places in said storage register other than said most or least significant place thereof when in the second key entry mode.
  • said counter means counts the number of depressions of said keys in the form of binary signals 1 and 0, as said output indicative of the number of significant key input signals required to be displayed;
  • said first detection circuit causes the entry of a binary signal 1 into the most or least significant place in said counting means when in said first key entry mode and the entry of succeeding binary signals l into the places in said counter means corresponding to those of said storage register when in said second key entry mode.
  • a key input information entry and indicating system as defined in claim 9 further comprising:
  • a second detection circuit connected between said keys and said counter means and said storage register for detecting whether the information entered into said system by depression of a given key is associated with a ZERO, a numeral from ONE to NINE or a decimal point.
  • a key input information entry and indicating system as defined in claim 10 further comprising:
  • a second detection circuit connected between said keys and said counter means and said storage register for detecting whether the information entered into said system by depression of a given key is associated with a ZERO, a numeral from ONE to NINE or a decimal point.
  • a key input information entry and indicating system comprising:
  • a storage register for storing the key input information entered therein in a predetermined code notation
  • counter means responsive to said key input signals for counting the number of depressions of said keys in the form of binary signals 1 and 0, said counter giving an output indicative of the number of significant key input signals required to be displayed;
  • a first detection circuit connected to said keys for detecting whether said key depression is in a first key entry mode of operation of said system or a second key entry mode thereof;
  • a second detection circuit connected to said keys for detecting whether the information entered into said system by depression of a given key is associated with a ZERO, a numeral from ONE to NINE or a decimal;
  • said storage register and said counter means for clearing away previous contents of said storage register and said counter means and positioning the entry of a digit into the most or least significant place in said storage register and positioning the entry of a binary signal 1 into the most l 0 or least significant place in said counter means, when said system is in the first key entry mode and the information just entered into said system is not associated with a ZERO, and positioning the entry of succeeding digits into the corresponding places in said storage register other than said most or least significant place thereof and positioning the entry of succeeding binary signals 1 into the corresponding places in said counter means other than said most or least significant place thereof, when said system is in said second key entry mode and the information just entered into said system is not associated with a ZERO or the binary signal 1 has been previously entered into said counter means.

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Human Computer Interaction (AREA)
  • Computing Systems (AREA)
  • Computer Hardware Design (AREA)
  • Input From Keyboards Or The Like (AREA)
  • Digital Computer Display Output (AREA)
  • Calculators And Similar Devices (AREA)
US337855A 1972-03-06 1973-03-05 Key input indicating system Expired - Lifetime US3893083A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2288972A JPS5310822B2 (fr) 1972-03-06 1972-03-06

Publications (1)

Publication Number Publication Date
US3893083A true US3893083A (en) 1975-07-01

Family

ID=12095222

Family Applications (1)

Application Number Title Priority Date Filing Date
US337855A Expired - Lifetime US3893083A (en) 1972-03-06 1973-03-05 Key input indicating system

Country Status (8)

Country Link
US (1) US3893083A (fr)
JP (1) JPS5310822B2 (fr)
AU (1) AU469920B2 (fr)
CA (1) CA986023A (fr)
FR (1) FR2175471A5 (fr)
GB (1) GB1423571A (fr)
IT (1) IT977983B (fr)
NL (1) NL159514B (fr)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5232638A (en) * 1975-09-08 1977-03-12 Omron Tateisi Electronics Co Display system of small-size electronic computer
JPS5756267Y2 (fr) * 1977-12-14 1982-12-03
JPS55112627A (en) * 1979-02-22 1980-08-30 Nec Corp Output port circuit
JPS56164623A (en) * 1980-05-22 1981-12-17 Seiko Epson Corp Chattering preventing circuit
AU1572183A (en) * 1982-06-15 1983-12-22 Nicholas Thomas Edward Dillon Oxy cutting torch
JPS61112459U (fr) * 1984-12-22 1986-07-16

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3636319A (en) * 1970-02-19 1972-01-18 Western Electric Co Circuit for displaying data keyed into data system
US3732545A (en) * 1969-12-26 1973-05-08 Omron Tateisi Electronics Co Digital display system

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3732545A (en) * 1969-12-26 1973-05-08 Omron Tateisi Electronics Co Digital display system
US3636319A (en) * 1970-02-19 1972-01-18 Western Electric Co Circuit for displaying data keyed into data system

Also Published As

Publication number Publication date
JPS4942256A (fr) 1974-04-20
JPS5310822B2 (fr) 1978-04-17
DE2311023B2 (de) 1976-02-12
NL7303088A (fr) 1973-09-10
IT977983B (it) 1974-09-20
NL159514B (nl) 1979-02-15
AU5294873A (en) 1974-09-12
AU469920B2 (en) 1976-02-26
CA986023A (en) 1976-03-23
FR2175471A5 (fr) 1973-10-19
GB1423571A (en) 1976-02-04
DE2311023A1 (de) 1973-09-20

Similar Documents

Publication Publication Date Title
US4112489A (en) Data processing systems
US3822378A (en) Addition-subtraction device and memory means utilizing stop codes to designate form of stored data
US4245311A (en) Electronic cash register
US3286236A (en) Electronic digital computer with automatic interrupt control
US3893083A (en) Key input indicating system
US4301511A (en) Programmable calculator with a device for controlling the reading of program data
US3834616A (en) Multiplexing connection between a key board and an integrated circuit device
US4192130A (en) Time counting control system
US3537073A (en) Number display system eliminating futile zeros
GB1069375A (en) Calculator apparatus for distinguishing meaningful digits
US3569685A (en) Precision controlled arithmetic processing system
US3566097A (en) Electronic calculator utilizing delay line storage and interspersed serial code
US3248698A (en) Computer wrap error circuit
US3248703A (en) Digital data processor visual display
US3859514A (en) Arithmetic operation and trailing zero suppression display unit
US3449726A (en) Number display system
US3036770A (en) Error detecting system for a digital computer
GB1197291A (en) Calculator
GB1014825A (en) Computer with error recovery
US3293420A (en) Computer with compatible multiplication and division
US4321688A (en) Electronic equipment capable of statistic processing
GB1042785A (en) Improvements in or relating to calculating machines
US3531632A (en) Arithmetic system utilizing recirculating delay lines with data stored in polish stack form
US3539790A (en) Character oriented data processor with floating decimal point multiplication
US4214282A (en) Tape recorder