US3815354A - Electronic watch - Google Patents

Electronic watch Download PDF

Info

Publication number
US3815354A
US3815354A US32022373A US3815354A US 3815354 A US3815354 A US 3815354A US 32022373 A US32022373 A US 32022373A US 3815354 A US3815354 A US 3815354A
Authority
US
United States
Prior art keywords
voltage
relatively high
high voltage
signals
time
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
Other languages
English (en)
Inventor
R Strocka
D Broxterman
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
CAL TEX SEMICONDUCTOR
Original Assignee
CAL TEX SEMICONDUCTOR
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by CAL TEX SEMICONDUCTOR filed Critical CAL TEX SEMICONDUCTOR
Priority to US05320223 priority Critical patent/US3815354A/en
Priority to CA188,372A priority patent/CA995470A/en
Priority to GB6002373A priority patent/GB1458834A/en
Priority to DE2365143A priority patent/DE2365143C3/de
Priority to JP478074A priority patent/JPS4999075A/ja
Priority to IT3243173A priority patent/IT1002456B/it
Priority to US05/468,304 priority patent/US3942043A/en
Priority to US05/468,782 priority patent/US3995177A/en
Priority to US05/468,344 priority patent/US3969719A/en
Application granted granted Critical
Publication of US3815354A publication Critical patent/US3815354A/en
Priority to CA250,478A priority patent/CA1001712A/en
Priority to CA250,477A priority patent/CA1008515A/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G04—HOROLOGY
    • G04G—ELECTRONIC TIME-PIECES
    • G04G9/00—Visual time or date indication means
    • G04G9/08—Visual time or date indication means by building-up characters using a combination of indicating elements, e.g. by using multiplexing techniques
    • G04G9/12—Visual time or date indication means by building-up characters using a combination of indicating elements, e.g. by using multiplexing techniques using light valves, e.g. liquid crystals
    • G—PHYSICS
    • G04—HOROLOGY
    • G04G—ELECTRONIC TIME-PIECES
    • G04G19/00—Electric power supply circuits specially adapted for use in electronic time-pieces
    • G04G19/02—Conversion or regulation of current or voltage
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/01—Shaping pulses
    • H03K5/02—Shaping pulses by amplifying
    • H03K5/023—Shaping pulses by amplifying using field effect transistors

Definitions

  • ABSTRACT A low cost electronic time keeping and display system comprising a regulated voltage converter for converting a low voltage from a source to a relatively high voltage, an electronic time keeping system powered by the low voltage source for providing low voltage time signals, and a plurality of level converters powered by the high voltage for converting each of the low voltage time signals to a relatively high voltage of sufficient magnitude to operate an associated relatively high voltage display.
  • the regulated voltage converter periodically samples the relatively high voltage with a short duty cycle to minimize current consumption.
  • Each level converter has a complementary configuration which consumes current only during an extremely short switching cycle.
  • a single chip CMOS design, low voltage and current requirements and compatibility with liquid crystal display make the invention ideal for use in a watch environment.
  • This invention relates to electronic time keeping devices for providing a correct indication of time. More particularly, this invention relates to systems employing electronic circuitry for generating correct time signals which can be fabricated in a single integrated circuit source .must of necessity have a correspondingly small dimensions. In addition, such a source must be economical to replace. Although energy sources which I meet the required constraints on physical dimensions chip and housed in a typical watch case.
  • this invention relates to circuitry for providing a regulated high level supply voltage from a relatively low voltage source for supplying power to electronic time display circuitry.
  • this invention relates to level converter circuitry for converting'time indicating signals from a relatively low voltage to a relatively high voltage for driving a time indicator display.
  • Time keeping devices which employ electronic circuitry for providing electrical signals serving to indicate the correct time.
  • an extremely stable high frequency oscillator supplies high frequency time base signals. These signals are divided down by known circuitry which supplies a signal train .of pulses having a frequencyof 1 Hz. This signal train is coupled to a time keeping unit-comprising a number of counters which are incremented by the 1 Hz pulses.
  • a scale of 60 counter provides a count representative of the correct second of the minute.
  • Another scale of 60 counter provides a count representative of the cor rect minute of the hour.
  • a scale of 12 counter provides a count representative of the correct hour of the day.
  • the hours counter is a scale of 24 counter.
  • the outputs of the time keeping unit counters are decoded and typically coupled to a multi-digit seven segment or dot matrix display. As the counters are clocked to different states by the 1 Hz clock pulses, various ones of the segments or dots are energized by the. decoded-counter outputs, thereby providing a visual output indicatingthe time.
  • Time keeping systems of the above type provide a degree of accuracy which surpasses conventional mechanical movements, primarily due to the high frequency time base employed and the excellent frequency stability of electronic digital circuitry. Also, fully electronic systems are less expensive to manufacture than mechanical systems, and exhibit a much longer lifetime since there are no moving mechanical parts.
  • liquid crystal display With an electronic time keeping system, liquid crystal displays are available which meet the minimal size requirements for packaging purposes and which require only modest amounts of energy for proper operation, such displays require a relatively high voltage for proper actuation.
  • known electronic watches using a liquid crystal display have employed an electronic time keeping system having two portions: one operated at a relatively low voltage, eg. 3 volts DC, for generating the 1 Hz reference pulses; the other operated at a relatively high voltage, eg. 15 volts DC, for providing time indicating signals having a sufficiently great magnitude for controlling the actuation of the liquid crystal display characters.
  • the invention disclosed herein comprises a low cost electronic time keeping and display system which operates from a low voltage energy source and consumes energy at a greatly decreased rate than that of known systems. Because of the low operating voltage and low current consumption characteristics, systems constructed according to the-invention can be powered by commercially available, low cost energy sources for prolonged periods in excess of one year without deterioration of the time keeping accuracy thereof. In addition, since virtually all of the electrical components are housed in a single integrated circuit chip, the fabrication and assembly costs are extremely low.
  • the time keeping system includes a crystal-controlled high frequency oscillator, a divider circuit, a time keeping unit, and a decoder section.
  • the regulated voltage converter comprises a constant current source, a voltage threshold detector, a sense and enable circuit, and a sample circuit voltage converter including a ringing circuit. To minimize power consumption, the regulated voltage converter is arranged to periodically sample the relatively high voltage output, with each sample period having an extremely short duty cycle. Each level converter is arranged to draw current only during an extremely short switching period.
  • the preferred embodiment of theinvention is implemented with CMOS circuitry arranged for minimal power consumption.
  • FIG. 1 is a system diagram of the preferred embodiment of the invention.
  • FIG. 2 illustrates a seven segment display character
  • FIG. 3 is a block diagram of the time keeping unit of the preferred embodiment
  • FIG. 4 is a diagram of a portion of the time keeping unit of FIG. 3;-
  • FIG. 5 is a block diagram of the regulated voltage converter of the preferred embodiment
  • FIG. 6 is a circuit diagram of the regulated voltage converter of FIG. 5;
  • FIG. 7 is a circuit diagram of a pair of level converters, a transfer gate and the shaper of the preferred embodiment; and FIG. 8 is a wave form diagram illustrating the operation of the preferred embodiment.
  • FIG. 1 illustrates the preferred embodiment of the invention suitable for use as an electronic watch.
  • An oscillator 10 having a control crystal 12 provides a train of high frequency reference'pulses preferably at a frequency of 32,768 Hz to the input of a frequency divider circuit 14.
  • Frequency divider circuit 14 divides the high frequency reference signal down to 64 Hz, 32 Hz and 1 Hz reference signals.
  • the 64 Hz and 1 Hz reference signals are coupled to the input of a time keeping unit 16, shown in detail in FIGS. 3 and 4, which provides output signals representative of minutes and hours to a decoder unit 18.
  • Decoder unit 18 is provided with a plurality of output leads 19 -19,- each coupled to a low voltage control input terminal of a different level converter 20 -20,. It is noted that the 1 Hz output signal from divider 14 is also coupled directly to a level converter 20,.
  • each level converter 20 -20,- is coupled to the control input of a different transfer gate 20 -20,.
  • the output of each transfer gate 22 -22,- is a high level signal for enabling a different one of a plurality of display segment control electrodes 24 -24,- of a liquid crystal display 25.
  • liquidcrystal display 25 is arranged as a plurality of -7 segment digital display characters, each similar to the seven segment character illustrated in FIG. 2.
  • Each character comprises seven individual segments a-g, each of which is actuatable in response to the application thereto of an enabling or striking potential. By selectively actuating different combinations of the individual segments a-g, the decimal digits 09 may be displayed. In the preferred embodiment two such characters are used for indicating minutes and two characters for indicating hours.
  • a special segment 24 is pulsed at a I second rate by the I Hz signal on lead 19 to provide a visual indication to the wearer that the electronic watch is functioning properly.
  • the structure and operation of liquid crystal displays are well known and further structural details of display 25 are accordingly omitted to avoid prolixity.
  • Such displays are characterized by relatively low current consumption compared to light emitting diode displays or other known types of displays suitable for use as time indicators.
  • a liquid crystal display requires the application of a relatively high enabling potential between a given segment 24 and the common electrode 30.
  • this relatively high enabling potential is preferably applied in an A.C. mode as described below in order to prolong the life of the display.
  • the number of level converters 20 40,, transfer gates 22 -22, and display segment control electrodes 24 -24,- is determined by the number of desired reference characters and the number of segments per characterrTo avoid needless repetition, the majority of such elements have been indicated in the FIG. 1 diagram by broken lines.
  • a low voltage source 26 providing a source voltage V of approximately 1.5 volts DC in the preferred embodiment is coupled to the supply voltage input of oscillator l0, divider unit 14, time keeping unit 16 and decoder. unit 18.
  • Low voltage source 26 is also coupled to a regulated voltage converter 27 which converts the relatively low voltage from source 26 to a relatively high voltage of the order of approximately 15 volts DC in the preferred embodiment.
  • the output from regulated voltage converter 27 is coupled to the supply voltage input of level converters 20 -20,, a level converter 20, and a shaper 29.
  • the high leveloutput of the shaper 29 is coupled to the transfer inputs of transfer gates 22 -22, and to common electrode 30 of liquid crystal display 25.
  • oscillator 10, divider 14, time keeping unit 16 and decoder 18 are all powered by the relatively low voltage V from source 26. Since these units are all well known to those skilled in the art their details have been omitted to avoid prolixity. These units are preferably implemented by CMOS circuitry. As will be evident to those skilled in the art, cirsuch circuits require extremely small amounts of current for proper operation. In addition, such circuits can readily be designed to function properly from 'extremely low supply voltage. Thus, low voltage source 26 may comprise any one of a number of commercially available 1.5 volt DC batteries.
  • the train of high frequency reference pulses from oscillator is divided down by divider 14 to the 64 Hz, 32 Hz and 1 Hz time reference signals.
  • the 1 Hz reference signals are applied to timekeeping unit 16 which provides a minutes and hours count in response thereto.
  • the minutes and hours signals from time keeping unit 16 are decoded by decoder unit 18 into low level signals on leads 19 -19 for specifying the individual segments 24,-24, of liquid crystal display which are to be actuated in order to provide a visual time indication.
  • the low level 1 Hz reference signals on lead 19 are also utilized to specify the actuation of seconds segment 24 of liquid crystal display 25.
  • Level converters 20 -20,- and 20,-, transfer gates 22 -22,- and shaper 29 are all operated at a relatively high potential V provided by regulated voltage converter 27.
  • Level converters 20 40 convert the low level control signals at their respective inputs 119 -49,- to high level control signals for operating transfer gates 22 -22,-.
  • Level converter 20,- converts the low level 32 Hz control signal present on input lead 19,-to high level 32 Hz signals.
  • These high level signals from level converter 20,- are shaped by shaper 29 to provide high level 32 Hz segment actuation signals with sharply defined leading and trailing edges.
  • the segment actuation signals are'coupled through transfer gates 22 -22, to segments 24 -24, and directly to common electrode of liquid crystal display 25.
  • transfer gates 22 22, control the phase of the segment actuation signals coupled therethrough with reference to the phase of the segment actuation signal coupled directly to common electrode 30.
  • segment actuation signals on a given segment 24,- and common electrode 30 are in phase, that segment is not displayed; when segment actuation signals are out of phase that segment is actuated.
  • various segments of the minutes and hours digit characters are displayed or not depending on the low level output signals on leads 19 -19. from decoderunit 18. In this manner, the various digits indicating minutes and hours are displayed.
  • FIG. 1 An important feature of the invention shown in FIG. 1 resides in the operation of the time keeping system comprising oscillator 10, divider unit 14, time keeping unit 16 and decoder unit 18 at the low voltage level V provided by source 26 and the operation of the level converters 20 -20,, 20 transfer gates 22 -22, and shaper 29 at the high voltage levelV provided by regulatedvoltage converter 27. Because of the low voltage operation of the time keeping system and the use of complementary semiconductor circuitry, the power consumption of the continuously operating time keeping system is held to a minimum. Because of the complementary semiconductor circuit configuration of the high level operated level converters 20 -20,, 20;, gates 22 -22,- and shaper 29, power consumption of this relatively high voltage portion of the preferred embodiment is also held to a minimum.
  • Time keeping unit l6, as shown in FIG. 3 comprises a divide-byunit 31, a minutes counter 32, an hours counter 33 and a time adjust unit 34.
  • the divide-by-6O unit 31 produces an output pulse at 60 second intervals from the 1 Hz input signal.
  • increments minutes counter 32 which may comprise a scale of 60 counter or a scale of 10 counter followed by a scale of 6 counter.
  • the last stage of minutes counter 32 produces an output pulse at 1 hour intervals.
  • Each such output pulse increments hours counter 33 which may comprise a scale of 12 counter or a scale of 24 counter, the latter being utilized when a 24 hour time system is desired.
  • Such counters are well known in the art and accordingly are not described in detail.
  • Time adjust unit 34 is arranged to gate 64 Hz signals to divide-by-60 unit 31 along with a DISABLE signal for preventing the 1 Hz input signal from operating unit 31, and 1 Hz signals to minutes counter 32 or hours counter 33, all in response to'time adjust signals from an operator control device.
  • the operator control device comprises any operator adjustable device for providing minute and hour advance signals.
  • One such arrangement comprises a pair of switches: one signifying minutes adjust; the other hours adjust; each operable by a different button protruding from the watch case. Other equivalent arrangements will occur to those skilled in the art.
  • the 64 Hz input to divide-by-60 unit 31 clocks this unit to a predetermined initial state whenever minutes counter 32 is being adjusted. Once unit 31 reaches this initial state, application of the 64 'Hz signal to unit 31 is terminated.
  • the DIS- MINUTES ADJUST signal inverted by an Inverter 38 disables an AND gate 39 from transmitting 1 Hz pulses to OR gate 37.
  • a reset signal is applied to the reset input of flip-flop 35.
  • AND gate 36 is disabled.
  • AND gate 39 continues disabled until the MINUTES ADJUST signal is removed.
  • the minutes time adjust is effected by applying 1 Hz pulses to minutes counter 32 until the proper count has been attained. During this time the minutes section of liquid crystal display 25 provides a visual indication of the setting in minutes counter 32.
  • the hours adjust is accomplished in a similar manner.
  • Decoder unit 18 comprises known logic circuitry for decoding various counter settings into control signals for specifying the proper character segments for actuation in accordance with the counter settings to form the corre sponding digit characters. Since circuitry for performing this function is well known to those skilled in the art, further details thereof have been omitted to avoid prolixity.
  • An important feature of the invention comprises the regulated voltage converter 27 shown in block diagram form in FIG. 5.
  • a constant current source 41 supplies a small constant current to a voltage dropping resistor 42. In the preferred embodiment the approximate value of this current is l microamp.
  • the voltage V, at junction 45 is sensed by a threshold detector 46 which provides an output signal whenever the magnitude of voltage V, falls below a first predetermined value, indicating that the magnitude of voltage V,, has fallen below a second predetermined value linearly related to the first predetermined value by the constant K.
  • a sense and enable circuit 47 enables voltage converter 44 whenever the output of threshold detector 46 indicates that the magnitude of voltage V has fallen below the predetermined value.
  • voltage converter 44 converts the relatively low voltage V from low voltage source 26 to a relatively high voltage V
  • a samplecircuit 48 controls constant current source 41, threshold detector 46 and sense and enable circuit 47 to provide periodic, interrupted operation of these elements. In the preferred embodiment, a sampling rate of 4 Hz is employed, the actual sample period being I millisecond. Other sampling rates and periods may be employed as desired.
  • the relative magnitudes of V and V, are approximately 1.5 volts DC and 15 volts DC respectively.
  • Voltage converter 44 also converts relatively low voltage V to' a biasing voltage V having a magnitude of approximately 1.5 volts DC below the magnitude of V,,'.
  • bias voltage V is derived from voltage V, and thus is not separately sampled and replenished. If desired, however, separate sensing and replenishing circuitry may be employed for voltage V As discussed more fully below, voltage V provides a bias voltage for the operation of level coni verters 20 -20,, 20,.
  • Voltage converter 44 may be considered as comprising a first portion depicted at the right of the Fig. for generating voltage V,,' and a second portion depicted at the. left of the Fig. for generating voltage V
  • the first portion comprises a pair of complementary MOS transistors 50, 51 connected in a push-pull buffer configuration for providing a high driving current to a discreet transistor 52.
  • Transistor 52 together with an inductance 53, a rectifying diode 54 and a capacitor 55 comprise a voltage ringing circuit for converting the relatively low'voltage V at terminal 56 to a relatively high voltage V,, at terminal 57.
  • Transistor 50 is normally biased on and transistor 51 is normally biased off by the quiescent low level input signal to their commonly connected gates.
  • a ground potential is thus applied through transistor 50 to the base of discreet transistor 52, maintaining this element non-conductive.
  • the level of the signal coupled to the gates of transistors 50,51 changes, the states of these two elements reverse.
  • relatively low potential V from terminal 56 is applied through transistor 51 to the base of the remaining data input of discreet transistor 52 turning this element on, thereby permitting current to flow through inductor 53.
  • the level of the gate input signal to transistors 50, 51 reverts to the quiescent level, these elements again reverse states. turning off discreet transistor 52.
  • the change of current through inductor 53 causes the development of a high voltage thereacross, which is rectified by diode 54 and stored by capacitor 55. After several initial cycles, the voltage at terminal 57 builds up to the desired magnitude V,,. In this manner, this first portion of voltage converter 44 converts the relatively low supply voltage V,, from low ,voltage source 26 to the relatively high voltage-V present on terminal 5.7.
  • the second portion of voltage converter 44 comprises a p-type MOS transistor 60 which is permanently biased on by voltage V,,'to supply current to a pair of N-type MOS transistors 61,62 configured as shown.
  • the source terminal of lower transistor 62 is coupled to voltage V,,'.
  • Transistors 61,62 provide a constant voltage drop to voltage V to establish bias voltage at terminal 63.
  • Constant current source 41 includes an N-type MOS transistor 65 and a pair of P-type MOS transistors 66,67 configured as shown as the mirror image of transistors 60,61, 62 to provide a constant voltage to the gate of a P-type MOS transistor 68.
  • Transistor 68 provides a constant current to a first terminal of resistor 42 whenever a first P-type MOS switching transistor 70 is turned on in the manner described below.
  • the opposite terminal'of resistor 42 is coupled to voltage V Sense and Enable circuit 47 includes a pair of P-type MOS transistors 72,72 which are permanently biased on by voltage V applied to their respective gates whenever a second P-type MOS switching transistor 71 is switched on in the manner described below.
  • Transistor 72 serves as a load for a P-type MOS transistor connected as a source follower, while transistor 73 serves as a load for an N-type MOS sensing transistor 76.
  • Transistor 75 provides a voltage drop to voltage V, at junction 45 so that the voltage variations on the gate of sensing transistor 76 fall within an operative range.
  • the voltage drop provided by source follower transistor 75 ensures that the voltage on junction 45 remains within a range that maintains the operation of transistor 68 in the constant current mode. So long as the magnitude of voltage V is not below the predetermined threshold value, sensing transistor 76 is biased off by the voltage present at the gate thereof. However, when the magnitude'of voltage V drops below this threshold value, sensing transistor 76 is biased on and the normally high signal at the output thereof drops to a low level.
  • sensing transistor 76 is coupled directly to a first data input of a flip-flop 77 and through an inverter 78 to the remaining data input thereof.
  • clock input signal to flip-flop 77 is a train of 4 Hz pulses each approximately 1 millisecond in duration obtained from sample circuit 48, described more fully below.
  • Flip-flop 77 provides a control input signal to an inverting OR gate 80 which provides enabling control signals to the first portion of voltage converter 44.
  • the other input to inverting OR gate 80 is obtained from the output of an inverting AND gate 82.
  • the inputs to inverting AND gate 82 are a 256 Hz and a 32K l-Iz pulse train, obtained from appropriate stages of divider circuit 14 of FIG. 1, and the O output of a flipflop 83, which is a J-K flip-flop in the preferred embodiment.
  • the 256 Hz pulse train is applied directly to a first data input of flip-flop 83 and through an inverter 84 to thereof.
  • inverter 84, flipflop 83 and inverting AND gate 82 comprise a leading edge detector which develops negative-going pulse signals of approximately 15 microseconds duration each at a rate of 256 Hz from the 256 Hz and the 32K [-12 pulse trains.
  • inverting OR gate 80 transmits these pulse signals to the commonly-connected gates of transistors 50,51 of voltage converter 44.
  • inverting OR gate 80 blocks the transmission of these pulse signals to voltage converter 44.
  • Sample circuit 48 comprises a sample pulse generator, an inverter 86 and the aforementioned first and second switching transistors 70,71.
  • the sample pulse generator comprises a flip-flop 87, which is a .l-K flipflop in the preferred embodiment, an inverter 88 and an inverting OR gate 89.
  • a 4 Hz pulse train is coupled directly to a first data input of flip-flop 87 and through inverter 88 to the remaining data input of flip-flop 87.
  • a 1,024 Hz pulse train is applied to the clock input of flipflop 87. Both pulse trains are obtained from appropriate stages of divider circuit 14 of FIG. 1.
  • the Q output of flip-flop 87 is coupled to the input of inverting OR gate 89 along with the inverted 4 Hz pulse train.
  • inverter 88, flip-flop 87 and inverting OR gate 89 comprise a leading edge detector which develops positive-going pulse signals of approximately 1 millisecond duration each at a rate of 4 Hz from the 4 Hz and 1,024 Hz pulse trains. As noted above, these'pulse signals are applied directly to the clock input of flip-flop 77. Thus, the input to flipflop 77 is sampled 4 times per second.
  • pulse signals are also inverted by inverter 86 and applied to the gates of switching transistors 70,71. Since switching transistors 70,71 enable constant current source 41 and threshold detector 46, respectively, these circuits are each enabled concurrently for l millisecond at the rate of 4 times per second in synchronism with the sampling of flip-flop 77.
  • regulated voltage converter 27 provides an extremely well regulated high voltage V and a related bias voltage V required for the operation of level converters 20 -20,, 20, and liquid crystal display 25.
  • the intermittant operation of constant current source 41 and threshold detector 46, the small duty cycle provided by sample circuit 48 and the complementary transistor drive configuration of voltage converter 44 all serve to reduce the power consumption of regulated voltage converter 27 well below that required for prior art voltage converter circuits providing conversion of a relatively low voltage to a relatively high voltage.
  • the power consumption of regulatedvoltage converter 27 is further reduced by the use of CMOS circuitry for implementing flip-flops 77,83 and 87, and the use of MOS devices for the elements as shown and for the inverters and gates symbolically illustrated.
  • FIG. 7 illustrates the actual circuitry employed in the preferred embodiment for implementing level converter 20,, shaper 29 and level converter 20,- and transfer gate 22 ⁇ , the latter circuitry being typical of level converters 20 40,- and transfer gates 22 -22,.
  • the elements comprising the various blocks shown in FIG. 1 are enclosed inbroken rectangles bearing the same reference numeral.
  • Level converter 20,- includes a first and second pair of P-type MOS transistors 100, 101 and 102, 103, respectively, each pair being connected source-to-source and drain-to-drain as shown.
  • the commonly-connected sources of each pair are coupled to ground potential.
  • the gate of each inner transistor of each pair is coupled to the common drain terminal of the other pair.
  • gate inputs to outertransistors 100,103 are the 32 Hz reference signals on lead 19, from'divider 14 of FIG. 1 and the output of an inverter 105, respectively.
  • the common drain terminal of each pair is coupled to the drain terminal of a different N-type MOS transistor 106,107 respectively.
  • the gate of each transistor 106,107 is coupled to the gate of the associated inner transistor 101,102 respectively.
  • a constant current source comprising an N-type MOS transistor 108 having relatively high voltage V coupled to the source terminal thereof and biasing voltage V coupled to the gate thereof in order to permanently bias transistor 108 on is provided in the left main branch of level converter 20
  • An identically configured constant current source comprising N-type MOS transistor 109 is provided in the right branch of level converter 20;.
  • transistor .100 In operation, with enabling voltages V and V applied to transistors 108,109 and the low level input signal on terminal 19, at the true level, transistor .100 is biased off.
  • the inverted input signal from inverter 105 is false and transistor 103 is thus biased on.
  • U is thus at ground potential and biases transistor 101 off and transistor 106 on. Since transistor 106 is biased on by Q, and transistor 108 is biased on by voltage V,,, O,
  • transistor 100 When the low level input signal on terminal 19, transitions false, transistor 100 is biased on and transistor 103 is biased off. Since transistor 100 is now on, the voltage at Q, rises to ground potential, turning transistor 102 off and transistor 107 on. As transistor 102 is biased off, the voltage at Q, falls to V,,', biasing transistor 101 on and transistor 106 off. The circuit remains latched in this state until the inputv signal on lead 19,- transitions true.
  • transistor 100 When the low level input signal on lead 19," transitions true, transistor 100 is biased off and transis tor 103 is biased on. As transistor 103 is biased on, the voltage at Q,- rises to ground potential, biasing transistor101 off and transistor 106 on. As transistor 106 is biased on, the voltage at Q, falls to V biasing transistor 102 on and transistor 107 off. The circuit remains latched in this state until the input signal on lead 19, again transitions false. Further operation of level converter 20, proceeds as already described.
  • level converter 20 provides a pair of oppositely phased output signals on terminals Q,, O, which range in magnitude between a negative voltage V having a relatively high magnitude and ground potential in response to an input signal on lead 19 ,which ranges in magnitude between a negative voltage V having a rlatively low magnitude and ground potential.
  • the range on the magnitude of the input signal is approximately l.5 volts DC while the range on the magnitude of the output signal is approximately O-l5.0 volts DC.
  • level converter 20 draws current only during the extremely short transitional periods when the circuit is being switched between opposite latched states, due to the complementary configuration of the circuit.
  • the current consumption of level converter 20 is extremely small and discontinuous, being of the order of 1 micro-
  • the ogtput signals from level converter 20, on leads Q, and Q, are coupled to the control gate of complementary MOS transistors 110, 111, 112, 113, respecis coupled directly to common electrode of liquid crystal display 25.
  • the output signals on Q and 629 ased on and the signal on Q29 is transmitted to'display seg n ient 24,-.
  • tra nsistors 122 and 123 are biased on and the signal of 0 is transmitted to display segment 24,.
  • Level converter 20 is substantially identical in configuration to above-described level converter 20,.
  • the input signal to level converter 20, is a relatively low frequency time control signal from decoder unit 18, it being remembered that the control signals change at the maximum rate of l per minute for segments representing the 'units minutes'characters and the minimum rate of l per 12 hours for segments representing the tens hours character. Due to the relatively low frequency of the control signals applied to-level converter 20,-, it is not necessary to shape the output signals from this element present on terminals Q5, Q1.
  • the output signals from level converter 20, control the phase of the commutated square wave signal applied to display segment 24, relative to the phase of the commutated square wave signal applied to common are coupled to transmission gates 22 -22,, only one of I which is shown in FIG. 7.
  • Transmission gate 22,- comprises two pair of parallel connected CMOS transistors 120, 121 and 122, 123 respectively.
  • the gates of CMQS transistors 121,122 are commonly connected to theQi Output terminal of level converter 20,.
  • the gates of CMOS transistors 120,123 are commonly connected to the 0, output terminal of level converter 20,.
  • the output signal on Q is high (ground potential) and the output signal on Q, is low (V,,') transistors and 121 are bielectrode 30. This is best illustrated with reference to FIG. 8.
  • Wave form A represents the relatively low level 32 Hz square wave input signal to level converter 20,
  • Wave forms B and C illustrate the- 32 Hz relatively high level output signals from shaper 29 present on output terminals Q Q respectively.
  • Wave form D illustrates the relatively low level control terminals Q, and Q, respectively.
  • Wave form G illustrates the output signal from transfer gate 22, coupled to display segment 24,.
  • Wave form H illustrates the signal from terminal Q coupled to common electrode 30 of liquid crystal display 25.
  • each segment 24 is operated in an AC. mode by reversing the direction of the potential between the segment and common electrode 30 at the arbitrary rate of 32 Hz.
  • This mode of operation of all character segments is utilized in order to prolong the life of liquid crystal display 25.
  • A.C. operation 20 -20, and level converter 20,, transmission gates 22 22,-, and shaper 29 may be omitted.
  • the entire electronic time keeping and display system disclosed herein can be virtually fabricated from a single integrated circuit chip, the outline of which is outlined in FIG. 1, by the phantom-lined border indicated by reference character C.
  • the only components which are not included in the single integrated circuit chip are oscillator crystal 12, low voltage source 26, which must be removable when exhausted, and a portion of regulated voltage converter 27.
  • those elements ofregulated voltage converter 26 which are not housed in the single integrated circuit chip, also outlined in phantom in this Fig, are resistor 42 and the discreet elements of voltage converter 44: viz, transistor 52, inductor 53,
  • liquid crystal display 25 comprises a separate physical package, indicated by the phantom-lined border D, from the integrated circuit chip, and may be arranged relative thereto in any convenient manner.
  • the liquid crystal display package D is mounted above the integrated circuit chip, and this assembly is placed in a watch case with the liquid crystal display characters visible through the watch case crystal.
  • Other equally suitable mounting arrangements will occur to those skilled in the art.
  • the electronic time keeping and display system disclosed herein provides a highly accurate, readily visible time display and is sufficiently small to be easily accommodated by the various types of watch cases known in the art. Further, the disclosed system is powered by a single, readily available low cost battery which is easily replacable when exhausted. Moreover, due to the low voltage and current requirements, the latter amounting to an average drain for the entire circuitry of only approximately microamperes, and the resulting low power consumption of the electronic circuitry, electronic watches constructed according to the invention can operate on the same low voltage source in excess of one year before replacement of the source becomes necessary.
  • the level converters utilized in the electronic time keeping system enable the low voltage time control signals to control the operation of the high voltage display without consuminggreat quantities of current, thereby contributing to the efficient low power operation of the entire system.
  • the regulated voltage converter utilized in the electronic time keeping system provides a well-regulated source of relatively high voltage for operating the level converters and the display also without consuming substantial amounts of current, which further contributes to the efficient low power operation of this system.
  • L'An electronic timekeeping system characterized by low power consumption, said system comprising a source of relatively low DC. voltage;
  • time signal generator coupled to said source of clock pulses forproviding a plurality of time signals having a magnitude of the order of said low voltage, said clock pulse source and said time-signal generator being-coupled to and powered by said source of relatively low DC. voltage;
  • level converting means coupled to said time signal generator and said voltage converting means for converting individual ones of said plurality of low voltage time signals to display actuation signals having a magnitude of the order of said relatively high DC. voltage.
  • the apparatus of claim 1 further including display means coupled to said level converter means and operable by said relatively'high voltage display actuation signals for generating visible time indicia in response to said time signals.
  • said display means comprising a liquid crystal display having a plurality of seven-segment digit characters.
  • said voltage converting means includes means for maintaining the magnitude of said relatively high voltage above a predetermined threshold value.
  • said maintaining means includes a threshold detector for generating an enabling signal when the magnitude of said high voltage decreases to said predetermined threshold value.
  • said maintaining means further includes sample means for periodically sampling the output of said threshold detector, and sense and enable means for generating a control signal adapted to actuate said voltage converting means in response to the generation of said enabling signal.
  • sample means includes means for limiting the duration of each sampling period to a small value relative to the period therebetween.
  • said time signal generator includes a minutes counter and an hours counter.
  • said time signal generator further includes a time adjust circuit for individually adjusting said minutes counter and said hours counter.
  • level converting means includes means coupled directly to said source of clock pulses for converting said relatively low voltage pulses to relatively high voltage display actuation signals for indicating that said electronic timekeeping system is operational.
  • level con- I verting means comprises a plurality of level converters 13.
  • the apparatus of claim 12 further including an additional level converter coupled to said time signal generator for providing a relatively high voltage reference signal, and a plurality of transfer gates each coupled to a different one of said level converters and said additional level converter for generating said display actuation signals in response to said relatively high voltage control signals.
  • the apparatus of claim 13 further including means coupled to said additional level converters for shaping said high voltage reference signal.
  • an electronic watch having a means for providing a relatively low D.C. supply voltage, a source of reference clock pulses, a timekeeping unit for providing a plurality of time indicating signals in response to said clock pulses, said clock pulse source and said timekeeping unit being powered by said low voltage supply means, a display operable at a relatively high voltage for providing a visible time indication, and means for converting said relatively low voltage to said relatively high voltage
  • the improvement comprising a plurality of level converting means coupled-to said timekeeping unit and said voltage converting means for converting each of said time indicating signals to a level having a magnitude of the order of said relatively high D.C. voltage, said improvement enabling said watch to operate with low power consumption.
  • each of said level converting means comprises a level converter for converting the associated time indicating signal to a relatively high voltage control signal, and transfer means for generating a display actuation signal in response to said relatively high voltage control signal.
  • the apparatus of claim 17 further including an 7 additional level converter coupled to said source for providing a relatively high voltage supply signal for said transfer means.

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Nonlinear Science (AREA)
  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Electric Clocks (AREA)
  • Liquid Crystal Display Device Control (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Measurement Of Current Or Voltage (AREA)
  • Electromechanical Clocks (AREA)
US05320223 1973-01-02 1973-01-02 Electronic watch Expired - Lifetime US3815354A (en)

Priority Applications (11)

Application Number Priority Date Filing Date Title
US05320223 US3815354A (en) 1973-01-02 1973-01-02 Electronic watch
CA188,372A CA995470A (en) 1973-01-02 1973-12-18 Electronic watch with display signal level converters
GB6002373A GB1458834A (en) 1973-01-02 1973-12-28 Electronic time keeping apparatus
DE2365143A DE2365143C3 (de) 1973-01-02 1973-12-29 Elektronische Zeitmeßschaltung
JP478074A JPS4999075A (ja) 1973-01-02 1973-12-29
IT3243173A IT1002456B (it) 1973-01-02 1973-12-31 Orologio elettronico
US05/468,304 US3942043A (en) 1973-01-02 1974-05-09 Electronic watch
US05/468,782 US3995177A (en) 1973-01-02 1974-05-09 Electronic watch
US05/468,344 US3969719A (en) 1973-01-02 1974-05-09 Electronic watch
CA250,478A CA1001712A (en) 1973-01-02 1976-04-20 Electronic watch
CA250,477A CA1008515A (en) 1973-01-02 1976-04-20 Electronic watch

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US05320223 US3815354A (en) 1973-01-02 1973-01-02 Electronic watch

Related Child Applications (3)

Application Number Title Priority Date Filing Date
US05/468,782 Division US3995177A (en) 1973-01-02 1974-05-09 Electronic watch
US05/468,344 Division US3969719A (en) 1973-01-02 1974-05-09 Electronic watch
US05/468,304 Division US3942043A (en) 1973-01-02 1974-05-09 Electronic watch

Publications (1)

Publication Number Publication Date
US3815354A true US3815354A (en) 1974-06-11

Family

ID=23245422

Family Applications (1)

Application Number Title Priority Date Filing Date
US05320223 Expired - Lifetime US3815354A (en) 1973-01-02 1973-01-02 Electronic watch

Country Status (6)

Country Link
US (1) US3815354A (ja)
JP (1) JPS4999075A (ja)
CA (2) CA995470A (ja)
DE (1) DE2365143C3 (ja)
GB (1) GB1458834A (ja)
IT (1) IT1002456B (ja)

Cited By (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3921456A (en) * 1974-01-14 1975-11-25 Environmental Measurements Inc Air quality sampler
US3979681A (en) * 1974-11-27 1976-09-07 Solid State Scientific, Inc. System and method for decoding reset signals of a timepiece for providing internal control
US4008429A (en) * 1973-08-23 1977-02-15 Intel Corporation Voltage translator for solid state watch
US4028596A (en) * 1974-12-13 1977-06-07 Coulter Information Systems, Inc. Corona power supply circuit
US4031456A (en) * 1974-09-04 1977-06-21 Hitachi, Ltd. Constant-current circuit
US4122513A (en) * 1975-07-23 1978-10-24 Canon Kabushiki Kaisha Power control device
GB2000338A (en) * 1977-06-27 1979-01-04 Seiko Instr & Electronics Electronic timepiece
US4224539A (en) * 1978-09-05 1980-09-23 Motorola, Inc. FET Voltage level detecting circuit
US4806923A (en) * 1985-03-27 1989-02-21 Casio Computer Co., Ltd. Miniaturized electronic apparatus
US5473527A (en) * 1991-10-03 1995-12-05 Gold; Andrew L. High voltage power supply for a helmet mounted display device
US9646218B2 (en) * 2015-06-18 2017-05-09 Pfu Limited Image-processing apparatus, date identification apparatus, image-processing method, and computer program product

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS51115864A (en) * 1975-04-03 1976-10-12 Seiko Instr & Electronics Ltd Electronic clock
JPS5240371A (en) * 1975-09-27 1977-03-29 Citizen Watch Co Ltd Electronic watch
US4138262A (en) * 1976-09-20 1979-02-06 Energy Conversion Devices, Inc. Imaging film comprising bismuth image-forming layer

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3258906A (en) * 1964-03-04 1966-07-05 Gen Time Corp Solid state clock
US3715881A (en) * 1970-05-11 1973-02-13 Mfg Des Montres Rolex Sa Bienn Display control device for timepieces

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3258906A (en) * 1964-03-04 1966-07-05 Gen Time Corp Solid state clock
US3715881A (en) * 1970-05-11 1973-02-13 Mfg Des Montres Rolex Sa Bienn Display control device for timepieces

Cited By (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4008429A (en) * 1973-08-23 1977-02-15 Intel Corporation Voltage translator for solid state watch
US3921456A (en) * 1974-01-14 1975-11-25 Environmental Measurements Inc Air quality sampler
US4031456A (en) * 1974-09-04 1977-06-21 Hitachi, Ltd. Constant-current circuit
US3979681A (en) * 1974-11-27 1976-09-07 Solid State Scientific, Inc. System and method for decoding reset signals of a timepiece for providing internal control
US4028596A (en) * 1974-12-13 1977-06-07 Coulter Information Systems, Inc. Corona power supply circuit
US4122513A (en) * 1975-07-23 1978-10-24 Canon Kabushiki Kaisha Power control device
GB2000338A (en) * 1977-06-27 1979-01-04 Seiko Instr & Electronics Electronic timepiece
GB2000338B (en) * 1977-06-27 1982-01-20 Seiko Instr & Electronics Electronic timepiece
US4224539A (en) * 1978-09-05 1980-09-23 Motorola, Inc. FET Voltage level detecting circuit
US4806923A (en) * 1985-03-27 1989-02-21 Casio Computer Co., Ltd. Miniaturized electronic apparatus
US5473527A (en) * 1991-10-03 1995-12-05 Gold; Andrew L. High voltage power supply for a helmet mounted display device
US5596491A (en) * 1991-10-03 1997-01-21 Gold; Andrew L. High voltage power supply for a helmet mounted display device
US9646218B2 (en) * 2015-06-18 2017-05-09 Pfu Limited Image-processing apparatus, date identification apparatus, image-processing method, and computer program product

Also Published As

Publication number Publication date
DE2365143B2 (de) 1978-05-24
JPS4999075A (ja) 1974-09-19
DE2365143A1 (de) 1974-07-11
CA1001712A (en) 1976-12-14
DE2365143C3 (de) 1979-01-18
IT1002456B (it) 1976-05-20
GB1458834A (en) 1976-12-15
CA995470A (en) 1976-08-24

Similar Documents

Publication Publication Date Title
US3815354A (en) Electronic watch
US3998043A (en) Electric timepiece for displaying the operating condition thereof
US3974637A (en) Light emitting diode wristwatch with angular display
US3672155A (en) Solid state watch
US3855781A (en) Step motor mechanism for electronic timepiece
US3701249A (en) Solid state timepiece with liquid crystal display
US3707071A (en) Solid state timepiece
GB1435791A (en) Electronic timekeeping system
US3664118A (en) Electronically controlled timepiece using low power mos transistor circuitry
US3742699A (en) Solid state watch display switch
US3760584A (en) Integrated circuit solid state watch
US4182110A (en) Electronic wristwatch including auxiliary power supply
US3714867A (en) Solid state watch incorporating largescale integrated circuits
US4014164A (en) Electronic timepiece including battery monitoring arrangement
US3871170A (en) Solid state watch display switch
JP2000232728A (ja) 電源装置およびその制御方法、携帯型電子機器、計時装置およびその制御方法
US4028880A (en) Life display device of a cell incorporated into an electronic timepiece
US3721084A (en) Solid state watch incorporating large-scale integrated circuits
US3995177A (en) Electronic watch
US3839856A (en) Solid state watch with calendar display
US3958182A (en) Electronic circuit for supplying energizing pulses of predetermined duration to an electric motor
US3756014A (en) Synchronized quartz crystal watch
GB2157030A (en) Electronic timepiece with analogue display
US3842589A (en) Electronic timepieces
US3838566A (en) Solid state watch having coarse and fine tuning