US3742481A - Selective signalling apparatus with storage of call signals - Google Patents

Selective signalling apparatus with storage of call signals Download PDF

Info

Publication number
US3742481A
US3742481A US00205071A US3742481DA US3742481A US 3742481 A US3742481 A US 3742481A US 00205071 A US00205071 A US 00205071A US 3742481D A US3742481D A US 3742481DA US 3742481 A US3742481 A US 3742481A
Authority
US
United States
Prior art keywords
decoder
output signal
reset
input
gate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US00205071A
Other languages
English (en)
Inventor
D Nickerson
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Motorola Solutions Inc
Original Assignee
Motorola Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Motorola Inc filed Critical Motorola Inc
Application granted granted Critical
Publication of US3742481A publication Critical patent/US3742481A/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G08—SIGNALLING
    • G08B—SIGNALLING OR CALLING SYSTEMS; ORDER TELEGRAPHS; ALARM SYSTEMS
    • G08B3/00—Audible signalling systems; Audible personal calling systems
    • G08B3/10—Audible signalling systems; Audible personal calling systems using electric transmission; using electromagnetic transmission
    • G08B3/1008—Personal calling arrangements or devices, i.e. paging systems
    • G08B3/1016—Personal calling arrangements or devices, i.e. paging systems using wireless transmission
    • G08B3/1025—Paging receivers with audible signalling details
    • G08B3/105—Paging receivers with audible signalling details with call or message storage means

Definitions

  • ABSTRACT Selective calling apparatus for use in electronic equipment, such as a radio pager, for disabling an audio call- 'ing device and storing the calling information so that it can be reproduced when desired. This prevents the interruption of a person carrying the pager, such as a doctor in surgery, who does not want to be disturbed, and permits the person to receive the call at his convenience by operation of a switch.
  • the storage or'memory circuit disables the audio stage which produces the call tone and holds the signal in a decoder which responds to the code signal so that the call can be produced when the memory circuit is reset.
  • This invention relates generally to electronic circuits for storing a call signal, and more particularly to such a circuit used with a pager having an' audio stage and a decoder for providing a call tone, and which disables the audio stage and holds the decoder operative until the circuit is reset.
  • Another object of the invention is to provide a memory circuit for a radio pager'having a decoder for procontinuously produce the output signal. This includes a first portion which operates without a delay so that a call is not lost, and a second portion which operates after a delay to hold the decoder operative after the audio amplifier is enabled.
  • a reset switch coupled to 'the memory circuit operates the same to render the BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 is a schematic diagram of a paging receiver including the memory circuit of the invention.
  • FIG. 2 is a circuit diagram of the memory circuit of FIG. 1.
  • FIG. 1 there is illustrated the signalling system of the invention as utilized in a paging receiver.
  • the receiver includes an antenna 10, and receiver circuits 12 for amplifying and detecting signals therefrom.
  • the receiver circuits may be of known construction, and the signals may include audio signals which appear on conductor 14 and tone signals which appear on condutor 15. Alternatively, the receiver may be used to reproduce tone signals only.
  • the audio signals are applied to audio amplifier 16 I which may include amplifier stages 18, 20 and 22.
  • the audio amplifier 16 I may include amplifier stages 18, 20 and 22.
  • amplifier stage 22 is applied to an audio transducer 24 which may be a miniature loudspeaker for providing the audio sound required from a pager or other small radio receiven
  • the amplifier stages 18, 20 and 22 are selectively energized by a potential supplied from terminal 26 through regulator 28 to the amplifier stages.
  • the regulator is controlled by a potential applied thereto from OR gate 30, as will be explained.
  • the amplifier and regulator may be of the type deducing a calling signal in response to a particular received code signal, wherein the memory circuit requires only a small number of parts and consumes little power to hold the decoder operative to retain the calling signal until reset.
  • a further object of the invention is to provide a radio pager having aduio stages for producing an audio calling tone with a simple and inexpensive memory circuit operative to be set to disable the audio stages and retain the calling signal, and to be reset to enable the audio stages and apply the calling signal thereto.
  • a radio pager which includes a decoder which responds to a calling signal including two tone provided in sequence, and which has a tone oscillator actuated by the decoder and an audio amplifier and transducer for producing an audible tone in response to the tone oscillations.
  • Theaudio amplifier may also be used to amplify information signals.
  • a memory or storing circuit is coupled to the decoder through a switch and to the audio amplifier. The memory circuit has a first portion for disabling the audio amplifier when the decoder provides an output signal, so that the tone oscillations from the decoder are not reproduced. A secondportion of the memory circuit holds the decoder in a condition to scribed in copending application Ser. No.
  • the tone output of the receiver circuits 12 on conductor 15 is applied through capacitor 32 to activate filters 34 and 36 for selecting the A and B tones, respectively.
  • the selective code used may include a first A tone followed by a second B tone and the filters select the tones from other signals which may be present and apply the same to decoder 35.
  • the A tone is applied to detector 38, which acts to discharbe capacitor 39, which is normally charged from the supply potential through resistor 40. At the termination of the A tone, capacitor 39 will charge to trigger inverter 42 to discharge capacitor-43 very rapidly.
  • the negative going voltage across capacitor 43 is coupled by capacitor 44 to inverter 45, providing a low input thereto. This input will stay low until capacitors 44 and 43 charge from the supply potential through resistor 41.
  • the low input to inverter 45 will provide a high input to AND gate 46. Tone A must be received for a predetermined time to discharge capacitor 39 to a given level and this provides protection with respect to undesired short duration signals of the frequency of tone A.
  • the high input to AND gate 46 is delayed by the charge of capacitor 39 and the discharge of capacitor 43.
  • threshold detector 48 responds to the B tone, and acts to discharge capacitor 49, which is normally charged through resistor 50.
  • the voltage across capacitor 49 is applied through inverter 52 and OR gate 54 to the second input of AND gate 46.
  • this AND gate will operate to provide a direct current potential on the output conductor 56.
  • resistor 58 and conductor 59 to one input of OR gate 30 of the audio amplifier l6'to turn on the regulator 28 so that the audio amplifier is rendered operative.
  • the output on conductor 56 is also applied through inverter 57 to the input of inverter 45. This maintains the first input to AND gate 46 as long as the AND gate 46 provides an output. This will cause the AND gate 46 to remain operated as long as the B tone is received.
  • AND gate 46 on conductor 56 is also applied to astable circuit 60 of the decoder 35. This applies an output through inverter 62 to AND gate 64 to which the output from conductor 56 is also applied.
  • AND gate 64 will operate interoperatively to activate tome oscillator 66, which applies tone signals through condutor 68 to the input of audio amplifier stage 20.
  • This tone signal is amplified in stages and 22 and reproduced by loudspeaker 24.
  • the decoder output on conductor 56 is also applied through resistor 70 and capacitor 71 to conductor 69 connected to the second input of OR gate 54. This will act to apply a potential to the second input of AND gate 46 for a time after the B tone terminates. Accordingly, the decoder will cause the tone oscillator 66 to. operate as long as the B tone is received, and for an additional time determined by the values of resistor 70 and capacitor 71.
  • the decoder 35 may be in accordance with the decoder described in application Ser. No. 151,460, filed June 9, 197i by Raymond J. Millington and John R. Rezek, entitled, Integrated Circuit Decoder Responsive to Two Sequential Tones with Group Call Provisions.”
  • a memory or storing circuit 75 is coupled to the audio amplifier 16 and decoder 35, and has a terminal 76 connected to the conductor 56 providing the output of decoder 35. This terminal is connected through switch 78 and conductor 79 to the base of transistor 80. The emitter of transistor 80 is connected to ground, and the collector is connected to conductor 59, which is connected to one input of the OR gate of the audio amplifier 16. Accordingly, when the switch 78 is closed, and the decoder provides an output at conduc tor 56, this potential applied to the base of transistor 80 will render the same conducting to ground conductor 59, so that an actuating potential cannot be applied therethrough to the OR gate 30 to turn on the regulator 28. This acts to hold the audio circuit disabled when the decoder responds to the calling code.
  • the potential applied to conductor 79 from the decoder is also applied to one input of AND gate 82.
  • Inverter 84 normally provides a second high input to AND gate 82 so that this AND gate produces a positive output.
  • the output is applied through conductor 85 to conductor 69 connected to the second input of OR gate 54 of the decoder 35, to hold the same operated in the absence of the B tone. This causes AND gate 46 to continue to provide the output on conductor 56, as long as switch 78 is closed and AND gate 82 produces an output.
  • the potential on conductor 79 of the memory circuit is also applied to the input of AND gate 86.
  • the second input to the AND gate 86 is connected to point 97, which is connected to the audio amplifier 16.
  • Point 97 is connected within audio amplifier 16 through resistor 98 to the positive potential at terminal 26, and provides a high input so that AND gate 86 is operative to apply a potential to delay circuit 88. This acts to render transistor conductive after a given delay, such as two seconds.
  • Transistor 90 provides a ground on conductor 92 which extends to the inverter 52, and this provides a high .input to the OR gate 54.
  • the memory circuit 75 applies a second input to OR gate 54, which is delayed with respect to the input applied thereto from conductor 69. This input applied through OR gate 54 to AND gate 46 will hold AND gate 46 operated for a period of time after the input from conductor 69 terminates.
  • the memory circuit has a reset switch which when operated applies ground to the emitter of transistor 96, so that transistor 96 conducts and grounds point 97. This point is coupled to inverter 99, which is connected to a second input of the OR gate 30 of the audio amplifier 16. This inverter provides a high output which is applied through OR gate 30 to actuate the regulator 28 to energize the amplifier.
  • the amplifier 16 is, therefore, turned on even though switch 78 is still closed and condoctor 59 is grounded by transistor 80.
  • the ground potential at point 97 is also applied to the second input of AND gate 86 and to the input of inverter 87.
  • the output of AND gate 86 therefore drops to a low level to remove the input to delay circuit 88, and the inverter 87 produces a positive output which resets the delay circuit. This immediately moves the bias to transistor 90 so that it ceases to conduct. This removes the ground on conductor 92 which latches the decoder 35.
  • Capacitor 49 then charges through resistor 50 to provide a positive potential to the inverter 52.
  • the switch 78 may be part of the main operating switch for the pager, which has a plurality of positions, one to turn off the pager, a second to turn on the pager so that it receives normal calls, and a third, provided by contacts 78, which provides the memory action. Contacts 78 are opened when the pager switch is operated to the on position for receiving normal calls. This removes the potential conductors 79 and renders transistor 80 nonconducting to remove the audio clamp, so
  • the main pager switch can be a three position slide switch, and the reset switch can be coupled thereto so that it is operated when the slide switch operating. member is depressed, for example.
  • the system which has been described in connection with FIG. 1 is for use in tone operation radio pagers.
  • Radio pagers which provide a tone to. indicate to the person carrying the pager that a message is being held for him. He must go to a telephone to call his office, or some other number, to find what the message is.
  • Radio pagers are also provided which provide tone and voice operation. In such pagers, an alert tone of short-duration is produced followed by an audio message.
  • the tone operation pagers it is desired to provide the alert tone for the relatively long period to insure that the person carrying the pager hears the same. Accordingly, the resistor 70 and capacitor 71 are provided to hold the decoder output on for a time after the termination of the calling code. In tone and voice pagers, it is not desired to hold the alert tone on beyond the calling code, as the voice message follows the calling code and if the alert tone is continued it will inter- 'fere with the voice message.
  • the resistor 70 and capacitor71 are omitted.
  • capacitor 74 is connected to conductor 69 to provide a short delay after the potential on conductor 85 from the memory circuit is removed. This will hold the decoder output on conductor 56 for a short time.
  • the reset switch 95 is not used and switch 102 is used. Switch 102 directly grounds point 97 to reset the memory circuit and terminate the ground potential on conductor 92 which latches the decoder. This makes it possible to monitor the channel in tone and voice pagers.
  • FIG. 2 there is shown a circuit diagram of the memory circuit 75 of FIG. 1.
  • the circuit provides the same functions described in connection with the block diagram of FIG. 1, and corresponding parts are given the same numbers.
  • the input terminal 76 receives the direct current output of the decoder 35, and the connection through switch 78 and conductor 79 to transistor 80, which grounds conductor 59, is exactly the same as in FIG. 1.
  • Transistor 96 the emitter of which is connected to ground through switch 95.
  • Transistor 96 and switch 95 are exactly the same as in FIG. 1.'
  • the one shot pulse generator 100 in FIG. 1 is formed by transistors 110 and 112 and the circuit elements connected thereto.
  • Capacitor 114 controls the time duration of the pulse.
  • Transistor 118 forms the inverter coupling the pulse generator to the second input of the AND gate 82, which is formed by transistor 108, as pre viously stated.
  • capacitor 114 charges through resistor 115 and resistor 98, which is connected to the supply potential terminal 26. This applies a potential to the base of transistor 118 which renders thesame conducting, and this grounds the base of transistor 108 so that transistor 108 is cut off. Accordingly, transistor 108 is normally off and the output on I of transistor 112 to render transistor 112 conducting.
  • Transistors 105 and 106 which are rendered conducting by the potential on conductor 79, form half of the AND gate 82 in FIG. 1.
  • Transistor 108 forms the other half of the AND gate 82.
  • Transistor 108 when This grounds capacitor 114 so that it is discharged. This is provided so that if the pager had been turned off, and i then quickly turned on again,-the capacitor 114 might retain a charge. Accordingly, for a short time when the pager is first turned on, transistor 108 will be rendered conducting so that line will be at ground potential and cannot latch the decoder 35. This is desired because the decoder is arranged to produce a tone when the pager is first turned on so that the person using the pager knows that it is operative.
  • Transistor will be rendered conducting to ground the base of transistor 112, so that it can conduct for only a very short period. Then capacitor 114 will charge and render transistor 118 conducting to cut off transistor 108.
  • Capacitor 120 forms the delay circuit 88 (FIG. 1) which controls the conductivity of transistor 90.
  • Capacitor 120 is charged through resistor 121 when the potential is present on conductor 79, derived from the decoder 35. When there is no potential on conductor 79, capacitor 120 discharges through resistors 121 and 122.
  • the second input to the AND gate 86 and the reset of the delay .circuit 88 (FIG. 1) are, in effect, pro-' vided by. transistors 124 and 125 which are connected from point 97 to capacitor 120. As point 97 is normally high, transistor 124 is normally conducting to hold transistor 125 out off. This allows capacitor 120 to charge to render transistor 92 conducting when there is a potential from decoder 35 on conductor 79. As previously stated, some time will be required for capacitor 120 to charge and turn on transistor 90. Accordingly, the latch for thedecoder provided by conductor 92 is delayed with respect to the latch provided by conductor 85.
  • the memory circuit which has been described has been found to be highly effective to store a call when it is desired that an alert tone not be sounded.
  • the memory circuit is of simple construction, requiring a relatively small number of components and a very small amount of space in the pager device. Since the memory circuit latches the decoder so that it stores the message, separate storage means is not required.
  • the memory circuit requires a minimum of power which is extremely important in a small radio pager having a selfcontained battery. A further saving in power can be obtained by latching the astable circuit 60 in the state which holds the tone oscillator 66 off, in the system of FIG. 1. This can be accomplished by the coupling of conductor 92 which provides a latching potential to the astable circuit. This will eliminate the current drain required by the tone oscillator during the memory period.
  • selective signalling apparatus including a decoder for. producing an output signal in response to a particular code signal and which is adapted to be latched to maintain the output signal by the application of a latching signal thereto, and including alerting means coupled to the decoder and adapted to be operated by the output signal therefrom, and further adapted tobe disabled by application of a signal thereto, the combination including:
  • first means coupled to the decoder for receiving the output signal therefrom
  • third means coupled to said first means and to the decoder and responsive to the decoder output signal .coder output signal for terminating the response of said second means thereto, and for operating said third means to release the decoder.
  • said reset means includes switch means for operating said third means to release the decoder and to reset said third means for a further operation.
  • said third means includes a first portion coupled to the decoder and having means operative without substantial delay to hold the decoder operative, and a second portion coupled to the decoder and having means operative after a given delay to hold the decoder operative.
  • said first means includes switch means to terminate the application of the decoder output signal to said third means, whereby said first portion releases the decoder without substantial delay, and said second portion releases the decoder after the given delay.
  • said portion of said second-means is an OR gate having first and second inputs, with means applying the decoder output signal to said first input, means for disabling said first input in response to the decoder output signal, and means coupled to said reset means and to said second input for applying a signal to said second input in response to operation of said reset means to render the alerting means operative.
  • said first means includes switch means for interrupting the decoder output signal for terminating the response of said second means thereto to enable said first input of said OR gate.

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Electromagnetism (AREA)
  • General Physics & Mathematics (AREA)
  • Mobile Radio Communication Systems (AREA)
US00205071A 1971-12-06 1971-12-06 Selective signalling apparatus with storage of call signals Expired - Lifetime US3742481A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US20507171A 1971-12-06 1971-12-06

Publications (1)

Publication Number Publication Date
US3742481A true US3742481A (en) 1973-06-26

Family

ID=22760669

Family Applications (1)

Application Number Title Priority Date Filing Date
US00205071A Expired - Lifetime US3742481A (en) 1971-12-06 1971-12-06 Selective signalling apparatus with storage of call signals

Country Status (7)

Country Link
US (1) US3742481A (enrdf_load_stackoverflow)
JP (1) JPS5118762B2 (enrdf_load_stackoverflow)
AR (1) AR195575A1 (enrdf_load_stackoverflow)
CA (1) CA1002117A (enrdf_load_stackoverflow)
DE (1) DE2259767B2 (enrdf_load_stackoverflow)
FR (1) FR2162499B1 (enrdf_load_stackoverflow)
GB (1) GB1396600A (enrdf_load_stackoverflow)

Cited By (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
USB568226I5 (enrdf_load_stackoverflow) * 1975-04-15 1976-02-24
US4010461A (en) * 1975-01-17 1977-03-01 Bell & Howell Company Alerting system with dual-address memory
US4010460A (en) * 1974-12-12 1977-03-01 Bell & Howell Company Alerting system with memory
US4072903A (en) * 1976-12-10 1978-02-07 General Electric Company Storage circuit for paging radio receivers
FR2369622A1 (fr) * 1976-10-28 1978-05-26 Motorola Inc Dispositif de c
US4145684A (en) * 1976-05-28 1979-03-20 Bell & Howell Company Alerting system with dual-address memory
US4419668A (en) * 1981-09-25 1983-12-06 Motorola, Inc. Combined tone only and tone voice multiple alert pager
US4438433A (en) 1981-09-29 1984-03-20 Motorola, Inc. Multiaddress pager with a call storage and priority paging option
US4462030A (en) * 1980-12-16 1984-07-24 Nippon Electric Co., Ltd. Electronic apparatus with audible annunciator and alarm lamp
US4644351A (en) * 1984-05-08 1987-02-17 Motorola, Inc. Two way personal message system with extended coverage
EP0594459A1 (en) * 1992-10-23 1994-04-27 Nec Corporation Radio paging receiver
US6088576A (en) * 1995-06-20 2000-07-11 Nec Corporation Receiver providing signal reception in power-off state

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3510864A (en) * 1967-08-17 1970-05-05 Ramsey H Mcdonald Paging encoder

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3510864A (en) * 1967-08-17 1970-05-05 Ramsey H Mcdonald Paging encoder

Cited By (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4010460A (en) * 1974-12-12 1977-03-01 Bell & Howell Company Alerting system with memory
US4010461A (en) * 1975-01-17 1977-03-01 Bell & Howell Company Alerting system with dual-address memory
USB568226I5 (enrdf_load_stackoverflow) * 1975-04-15 1976-02-24
US3992698A (en) * 1975-04-15 1976-11-16 Westinghouse Electric Corporation Fail-safe speed command signal decoder
US4145684A (en) * 1976-05-28 1979-03-20 Bell & Howell Company Alerting system with dual-address memory
FR2369622A1 (fr) * 1976-10-28 1978-05-26 Motorola Inc Dispositif de c
US4072903A (en) * 1976-12-10 1978-02-07 General Electric Company Storage circuit for paging radio receivers
US4462030A (en) * 1980-12-16 1984-07-24 Nippon Electric Co., Ltd. Electronic apparatus with audible annunciator and alarm lamp
US4419668A (en) * 1981-09-25 1983-12-06 Motorola, Inc. Combined tone only and tone voice multiple alert pager
US4438433A (en) 1981-09-29 1984-03-20 Motorola, Inc. Multiaddress pager with a call storage and priority paging option
US4644351A (en) * 1984-05-08 1987-02-17 Motorola, Inc. Two way personal message system with extended coverage
EP0594459A1 (en) * 1992-10-23 1994-04-27 Nec Corporation Radio paging receiver
US5493280A (en) * 1992-10-23 1996-02-20 Nec Corporation Radio paging receiver
US6088576A (en) * 1995-06-20 2000-07-11 Nec Corporation Receiver providing signal reception in power-off state

Also Published As

Publication number Publication date
CA1002117A (en) 1976-12-21
GB1396600A (en) 1975-06-04
FR2162499B1 (enrdf_load_stackoverflow) 1976-04-23
AU4946972A (en) 1974-05-30
DE2259767A1 (de) 1973-06-20
JPS5118762B2 (enrdf_load_stackoverflow) 1976-06-12
JPS4866305A (enrdf_load_stackoverflow) 1973-09-11
AR195575A1 (es) 1973-10-23
DE2259767B2 (de) 1973-10-04
FR2162499A1 (enrdf_load_stackoverflow) 1973-07-20

Similar Documents

Publication Publication Date Title
KR880002194B1 (ko) 메모리의 상태를 눈으로 볼 수 있게 표시한 페이저
US3742481A (en) Selective signalling apparatus with storage of call signals
KR880002169B1 (ko) 읽혀지지 않은 메세지를 눈으로 볼 수 있게 표시한 페이저
US5842123A (en) Radio paging system with voice transfer function and radio pager
EP0310379A2 (en) Radio telephone apparatus
JP2864733B2 (ja) 選択呼び出し受信機のためのメッセージ催促警告装置
US4417100A (en) Emergency dialer system
US4010460A (en) Alerting system with memory
JPS6416134A (en) Radio telephone system
KR960027997A (ko) 통신 단말 장치 및 그 제어 방법
DE69127057T2 (de) Funkkommunikationsvorrichtung, die imstande ist, einen Fehlanzeigebetrieb zu verhindern
JPS61177035A (ja) サイレントモ−ド設定方式
US2946852A (en) Automatic telephone answering and message-recording system
US3686635A (en) Integrated circuit decoder responsiver to two sequential tones, with group call provisions
KR890007542A (ko) 원격조작 전환 스위치가 부착된 녹음 전화 장치
US3755744A (en) Receiving device for automatically demuting and remuting by two control signals sequentially transmitted from transmitter
US4068177A (en) Electronic control circuit
US4072903A (en) Storage circuit for paging radio receivers
US4521776A (en) Radio paging device including apparatus for preventing undesired device turn-off
US3248722A (en) Frequency keyed transistor oscillator signal receiver
US4127852A (en) Power use alarm
JPS583614B2 (ja) 選択呼出受信装置
JPS58164365A (ja) ラジオ付インタ−ホン
JPS5671344A (en) Car telephone with speaker
US3249874A (en) Alarm-radio system