US3643222A - Remote supervisory system - Google Patents

Remote supervisory system Download PDF

Info

Publication number
US3643222A
US3643222A US791895*A US3643222DA US3643222A US 3643222 A US3643222 A US 3643222A US 3643222D A US3643222D A US 3643222DA US 3643222 A US3643222 A US 3643222A
Authority
US
United States
Prior art keywords
memory
output
circuit
information
memory means
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US791895*A
Other languages
English (en)
Inventor
Naokazu Kimura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Application granted granted Critical
Publication of US3643222A publication Critical patent/US3643222A/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q9/00—Arrangements in telecontrol or telemetry systems for selectively calling a substation from a main station, in which substation desired apparatus is selected for applying a control signal thereto or for obtaining measured values therefrom
    • H04Q9/14—Calling by using pulses

Definitions

  • ABSTRACT A remote supervisory system having two dynamic shift registers for storing a series of signals representing the new and the old state, respectively, of remotely supervised equipment,
  • a remote supervisory system is connected with a distant controlled station by a small number of transmission lines for supervising the operation of a multiplicity of pieces of equipment installed in the distant controlled station. It is therefore unable to simultaneously transmit the states of all the equipment in the distant controlled station. It is common practice to cyclically and sequentially transmit the state of each equipment or to transmit the state of a particular equipment which undergoes a change in the operating state thereof for the remote supervision of each equipment.
  • a control station is equipped with a memory means such as a relay corresponding. to each equipment installed in a distant controlled station and the memory means stores the newest information concerning the state of each equipment so that the state of each equipment can be known from the contents of the memory means.
  • the memory device for storing the state of each equipment occupies a large proportion of the system. This tendency becomes quite marked in the case of a control station adapted for centralized supervision of a plurality of controlled stations, even in the case of a centralized remote supervisory system in which information error-detecting circuits, logical determination circuits and the like are disposed in common to all the controlled stations.
  • the centralized remote supervisory system becomes bulky in size and expensive, which cancels substantially the advantages of centralization of the system.
  • circulating memory means such as a dynamic shift register, magnetic drum, electromagnetic delay line memory or supersonic delay line memory may be utilized.
  • FIGS. Ia and Ib show a block diagram of an embodiment of the present invention.
  • FIG. 2 is an explanatory view showing one form of information transmitted from a controlled station.
  • FIG. 3 is an electrical connection diagram of one form of a display circuit preferably employed in the present invention.
  • FIG. 4 is a diagrammatic illustration of waveforms for the explanation of the operation of the circuit shown in FIG. 3.
  • FIGS. 5 and 6 are partial block diagrams of other embodiments of the present invention.
  • FIGS. Ia and lb together provide a block diagram showing an arrangement of various means disposed in a control station in the remote supervisory system according to the present invention.
  • the following description will be directed to a centralized system in which a plurality of groups of information 1),, D D,,. are cyclically and continuously sent out from each controlled station in a dual fashion as shown in FIG. 2.
  • a receiver means II receives the information sent out from respective controlled stations and sequentially delivers the information corresponding to the respective controlled stations while discriminating the information according to a predetermined order or predetermined priority.
  • a bit-synchronizing circuit I2 produces a pulse for each bit of the information so received.
  • the received information is stored in a shift register 13 by successive shift thereof by the pulses delivered from the circuit I2.
  • the number of bits that can be stored in the register I3 may be equal to the number of bits in each group of information.
  • the number of bits is I3 in the example shown in FIG. 2.
  • the information D in FIG. 2 means that a first equipment is on, a second equipment is on, a third equipment is off, etc.
  • a coincidence circuit I4 compares the successively received information with old information delivered from the shift register I3.
  • the coincidence circuit I4 delivers an output when all the bits in each group of the new and old information coincide with each other, but does not deliver any output when any one of the bits in the new information does not coincide with the corresponding bit in the old information.
  • a gate I5 is opened whenever an output is delivered from the coincidence circuit I4 so as to allow for passage therethrough of the information in the shift register I3. When the gate I5 is so opened, the data stored in a memory circuit I6 is replaced or renewed by the information supplied from the register I3.
  • a counter 17 counts the number of pulses delivered from the bitsynchronizing circuit I2.
  • a synchronizing signal detector I8 detects a synchronizing signal SYC shown in FIG. 2.
  • the counter I7 is reset by an output from the synchronizing signal detector 18.
  • a clock oscillation circuit 19 generates clock pulses having a frequency of, for example, several hundred kilocycles.
  • a counter 20 counts the number of clock pulses delivered from the oscillation circuit I9.
  • the counter 20 has a capacity of IXmXn, where l is the number of controlled stations, m is the number of information groups for each controlled station, and n is the amount of information in each group corresponding to the number of pieces of equipment in each group.
  • Decoders 21, 22 and 23 are provided for the in formation in each group, groups and individual controlled stations and decode the output from the counter 20 to suitably deliver respective outputs corresponding to the number of information bits in each group, the number of groups and the number of controlled stations.
  • a group circuit 24 is operative to decode the output from the counter I7 to deliver a signal representing a specific group of the received information.
  • a transfer device 25 is actuated by the signal delivered from the decoder 21 so as to sequentially deliver the information stored in the memory circuit I6 in accordance with a predetermined sequence.
  • a group coincidence detector circuit 26 delivers an output when the group signal delivered from the circuit 24l coincides with the group signal generated by the decoder 22 in the control station.
  • a station coincidence detector circuit 27 delivers an output when the signal representing the station being selected by the receive means I1 coincides with the station signal generated by the decoder 23 in the control station.
  • An AND-circuit 28 delivers an output when both the circuits 26 and 27 deliver their outputs.
  • a gate 29 is opened in response to delivery of an output from the circuit 28 so as to allow for passage therethrough of the information delivered from the scanner 25.
  • An inhibit gate 30 is closed to inhibit passage of any information therethrough when the circuit 26 delivers an output. However, the inhibit gate 30 is.
  • a circulating or serial memory means 32 such as a dynamic shift register, which is described later, when the circuit 28 does not deliver any output.
  • the information passed through either of the gates 29 and 30 is passed through and delivered from an OR-circuit 3I.
  • the serial or circulating memory means 32 is advanced step by step by the signal supplied from the circuit lluln'l min 19 so as to sequentially store the information delivered from the circuit 31.
  • the data stored in the memory means 32 is replaced or renewed by new information supplied from the gate 29 when the latter is opened.
  • the gate 29 is not opened, the gate 30 is opened to repeatedly supply the same contents to the memory means 32, which therefore stores the same information serially.
  • a gate 33 is openedwhen a signal is supplied from a terminal 37 so as to allow for passage therethrough of the output from the OR-circuit 31.
  • An inhibit gate'34 is closed when a signal is supplied from'the terminal 37 so as to inhibit passage therethrough of the signal.
  • the inhibit gate 34 is opened when no signal is supplied from the terminal 37 so as to allow for passage therethrough of an output from a circulating or serial memory means 36, such as a dynamic shift register.
  • the signal passed through either of the gates 33 and 34 is passed through and delivered from an OR'gate 35.
  • the serial memory means 36 like the memory means 32 described above, is advanced step by step by the signal supplied from the circuit 19 so as to sequentially store the signal delivered from the circuit 35.
  • the terminal 37 is provided to supply a memory contents renewal instruction signal therethrough when it is desired to renew the data stored in the memory means 36 so that the data stored in the memory means 36 coincides with the data stored in the memory means 32.
  • a coincidence detector circuit 38 delivers an output when the output from the memory means 32 coincides with the output from the memory means 36.
  • An AND-circuit 39 delivers an output when the circuit 38 delivers an output and the information output from the memory means 32 is 1.
  • the output from the circuit 38 is supplied to an inhibit circuit 40 as an inhibit signal input thereto.
  • Other inputs to the inhibit circuit 40 are an information output from the memory means 32 and a signal coming from a terminal 43. Therefore, the inhibit circuit 40 delivers an output when there is no inhibit signal input, that is, no output is delivered from the circuit 38, and when the information output from the memory means 32 is l and a signal appears at the terminal 43.
  • the output from the circuit 38 is also supplied to an inhibit circuit 41 as an inhibit signal input to the latter.
  • Other inputs to the inhibit circuit 41 are an output signal from an inverter 42 and a signal supplied from a terminal 44.
  • the input to the inverter 42 is an information output from the memory means 32 and is inverted by the inverter 42. Therefore, the inhibit circuit 41 delivers an output when there is no inhibit signal input, that is, no output is delivered from the circuit 38, and when the information output from the memory means 32 is and a signal appears at the terminal 44.
  • the terminals 43 and 44 are flicker signal input terminals, that is, signals intermittently appearing and disappearing at a predetermined period are applied to these terminals 43 and 44.
  • the circuits 39, 40 and 41 are connected to an OR-circuit 45 so that an output is delivered from the OR-circuit 45 when an output is delivered from any one of the circuits 39, 40 and 41.
  • Outputs from the OR-circuit 45, information decoder 21, group decoder 22 and station decoder 23 are supplied to an output distributor circuit 46 which acts to sequentially distribute the output from the OR-circuit 45 to predetermined display circuits L L -L,,,,,,, which are determined according to a given bit information in a given group of a given controlled station.
  • the output from the OR-circuit 45 is distributed to a specific display circuit so that this display circuit is energized in response to the appearance of the output from the OR-circuit 45 and continues to display until the next period is reached.
  • theinformation is applied through the distributor circuit 46 to an input terminal 301.
  • the information applied to the terminal 301 is then applied to the base of a transistor 302 through a resistor 303.
  • the collector of the transistor 302 is connected to a power supply E through a resistor 304. while the emitter ofthe transistor 302 is grounded.
  • a transistor 305 has its base connected to the collector of the transistor 302 through a capacitor 306.
  • the collector of the transistor 305 is connected to the power supply E through a display lamp 307, while the emitter of the transistor 305 is grounded.
  • the connection point between the capacitor 306 and the base of the transistor 305 is grounded through a diode 308.
  • Waveforms 32 and 43 shown in FIG. 4 represent the information output from the memory means 32 and the flicker signal input to the terminal 43 in FIG. 1b, respectively, when they are associated with a specific display circuit.
  • the display circuit is in no way limited to the form shown in FIG. 3 and may comprise a known analog-holding circuit.
  • the present invention is featured by serially storing the received information in a predetermined order instead of storing the information in memory means such as relays which are arranged in a 1:] relationship with corresponding equipment.
  • memory means such as relays which are arranged in a 1:] relationship with corresponding equipment.
  • the memory stored in the serial data means 32 is renewed each time information from each controlled station is received, while the other serial memory means 36 normally stores the memory which was kept in the memory means 32 before at least one memory cycle takes place in the memory means 32, and the memory in the memory means 36 is renewed by the same memory as that stored in the memory means 32 when an instruction signal'is applied to the terminal 37. Therefore, whether or not a change occurs in the state of the equipment in a controlled station can be identified on the basis of whether or not the same information output is given by the memory means 32 and 36. Further, the existing state of such equipment can be known from the fact that the newest information is either 1" or 0.
  • the period 'l in the above represents the flicker period of the flicker signal applied to the terminal 44, and the period l1, represents the flicker period of the flicker signal applied to the terminal 43.
  • an instruction signal may be applied to the terminal 37 to renew the memory of the memory means 36 by the same memory as that stored in the memory means 32. This results in stepping the flickering display and the lamp is either continuously energized or continuously deenergized.
  • FIG. 5 relates to a two-lamp display comprising a red lamp and a green lamp.
  • FIG. 5 a display control section including serial memory means 32 and 36 and succeeding elements is merely shown for the sake of simplicity.
  • the memory means 32 applies its information output to an inhibit circuit 511 as an input to the latter, while the memory means 36 applies its information output to the inhibit circuit 511 as an inhibit input to the latter.
  • the inhibit circuit 5i delivers an output when the information out put from the memory means 32 is 11" and the information output from the memory means 36 is 6"
  • the information outputs from the memory means 32 and 36 are also applied to an AND-circuit 52 so that the AND-circuit 52 delivers an output when both the information outputs are ll.”
  • An AND-circuit 53 receives, as its inputs, a signal applied to a terminal 54 and the output from the circuit Ell so that the AND-circuit 53 delivers an output when both the inputs are simultaneously applied thereto.
  • the terminal 54 is a flicker signal input terminal, that is, a voltage intermittently appearing and disappearing at a predetermined interval is applied to the terminal 56.
  • the outputs from the circuits 53 and 52 are adapted to be applied to an OR-circuit 55 so that the OR-circuit 55 delivers an output when either the circuit 53 or the circuit 52 delivers its output.
  • the output from the circuit 55 is used as a signal for energizing a red lamp R.
  • An inverter 56 is provided to invert the information output from the memory means 36.
  • the information output from the memory means 36 is applied to an in hibit circuit 57 as an input to the latter, while the information output from the memory means 32 is applied to the inhibit circuit 57 as an inhibit input to the latter.
  • the output from the inverter 56 is applied to an inhibit circuit 56 as an input to the latter, while the information output from the memory means 32 is applied to the inhibit circuit 56 as an inhibit input to the latter.
  • the flicker signal applied to the terminal 54 and the output from the circuit 57 are adapted to be applied to an AND-circuit 59 so that the AND-circuit 59 delivers an output when both these inputs are simultaneously applied thereto.
  • the outputs from the circuits 59 and 56 are adapted to be applied to an Oil-circuit 66 so that the OR-circuit 6U delivers an output when either the circuit 5'9 or the circuit 56 delivers its output.
  • the output from the OR-circuit 66 is used as a signal for energizing a green lamp G. It will be understood that the outputs from the circuits 55 and 60 are sequentially distributed by the distributor circuit 46 to display circuits L,,,, L,,,, L in a manner as described with reference to FIG.
  • the information output that is, the new information delivered from the memory means 32 must be il in order to derive an output from the circuit 55.
  • a continuous output is delivered from the circuit 52 when the information output, that is, the old information delivered from the memory means 36 is l," and a discontinuous output is delivered from the circuits 5ll and 53 when the old information delivered from the memory means 36 is
  • an output is derived from the circuit 66 when the information output from the memory means 32 is ll.”
  • a continuone output is delivered from the circuit 56 when the information output from the memory means 36 is 6
  • a discontinuous output is delivered from the circuits 5? and 59 when the information output from the memory means 36 is l.”
  • the display by the display lamps R and G can be summarized as follows:
  • Red lamp R continuously energized The equipment is continuously in its on" state.
  • Red lamp R discontinuously energized: The equipment is presently in its on state as a result. of a change from the "off state to the on" state.
  • Green lamp G continuously energized The equipment is presently in its of state.
  • Green lamp G discontinuously energized: The equipment is presently in its off" state as a result of a change from the on" state to the of state.
  • the old information is not necessarily required and an arrangement may be made in which, in lieu of the old information, any difference between the old information and new information. may be detected and such a difference may be stored.
  • An embodiment based on this manner of operation is shown in FIG. 6.
  • the newest information coming from each controlled station is sequentially stored in a memory means 32 as in the embodiment shown in FIG. l.
  • a noncoincidence detection circuit 611 compares the new information to be stored in the memory means 32 with the old information stored in the memory means 32 in the preceding cycle and delivers an output when the new information does not coincide with the old information.
  • a terminal 37 similar to that described with reference to FIG. 1 and the circuit 611 are connected to an OR-circuit 62 so that the OR-circuit 62 delivers an output when a signal comes from either the terminal 37 or the circuit 6ll.
  • An inhibit gate 63 has the same purpose and function as those of the inhibit gate 34 described with reference to FIGS. Ia and 1b.
  • An OR-circuit 64 delivers an output when either the gate 63 or the circuit 61 delivers its output.
  • a flicker signal is supplied to a terminal 56 which is connected to an AND-circuit 65, while a memory means 36 is also connected to the AND-circuit 65.
  • the AND-circuit 65 delivers an output when both the flicker signal supplied from the terminal 54 and the output from the memory means 36 are simultaneously applied thereto.
  • the output from the circuit 65 and the information output from the memory means 32 are applied to an AND-circuit 66.
  • the output from the circuit 65 is also applied to an inhibit circuit 67 as an input to the latter, while the information output from the memory means 32 is also applied to the inhibit circuit 67 as an inhibit input to the latter.
  • An inverter 68 is provided to invert the information output from the memory means 32.
  • the information output from the memory means 36 is applied to an inhibit circuit 69 as an inhibit input to the latter, while the information output from the memory means 32 is applied to the inhibit circuit 69 as another input to the latter.
  • the information output from the memory means 36 is also applied to an inhibit circuit 70 as an inhibit input to the latter, while the output from the inverter 66 is applied to the inhibit circuit 70 as another input to the latter.
  • the outputs from the circuits 66 and 69 are applied to an ()R-circuit 711.
  • the outputs from the circuits 67 and 70 are applied to an OR-circuit 72.
  • the output; from the circuit '7ll is used as a signal for energizing a red lamp R, while the output from the circuit 72 is used as a signal for energizing a green lamp G. It will be understood that the outputs from the circuits 71 and 72 are sequentially distributed to display circuits L,,,, L, -L,,,,,,,, by the distributor circuit 46.
  • the embodiment shown in FIG. 6 is basically different from the embodiments shown in FIGS. Ila, lb and 5 in respect of the memory contents of the memory means 36. More precisely, in the embodiments shown in FIGS. lla, lb and 5, the memory means 36 stores the old information which was received in the preceding cycle and is older than the new information stored in the memory means 32. However, in the embodiment shown in FIG. 6, the new information to be stored in the memory means 32 is compared with the information which has already been stored in the preceding cycle and. is delivered from the memory means 32 as an output therefrom, and a signal representing whether or not the new information coincides with the old information is stored in the memory means 36. In
  • an output is delivered from the circuit 61 when the new information does not coincide with the old information and such output is stored in the memory means 36.
  • a different arrangement may be made so that the circuit 61 delivers an output when the new information coincides with the old information.
  • the control circuit arrangement for the circuits 65 to 72 must be varied accordingly. Therefore, by judging the combination of the outputs from the memory means 32 and 36, it is possible to know the existing state of the equipment and the presence or absence of a change in the state of the equipment.
  • memory means are not provided in a 1:1 relationship with each equipment in the controlled stations, but a few memory means are provided to store a series of serial information in a predetermined order. Therefore, a system of very small size can be obtained in accordance with the present invention. A remarkably excellent effect may be obtained when, for example, memory means of the circulating or serial type employing therein MOS-integrated circuits are used.
  • the memory is sequentially and serially led out, it is necessary to distribute the contents of the memory to respective display circuits for the display on lamps, and each display circuit must hold the preceding information therein until the succeeding information is given.
  • the circulating speed of memory means is very high and memory means may only hold the information for a very short time.
  • the system according to the present invention is sufficiently small in size compared with the prior system employing memory means in the form of relays or the like despite the fact that the inventive system includes therein the distributor circuit and information-holding circuits.
  • the serial delivery of information according to the present invention is advantageous in the case in which information obtained is led into a data logger so that it is processed, judged and typed out for display or in the case in which such information is introduced into an electronic computer for determining the way of processing thereof in conjunction with other conditions.
  • the output from the circuit 45 and the signals delivered from the circuits 21, 22 and 23 may only be led into the distribution circuit 46 in the embodiment shown in FIGS. la and lb.
  • the connection between the remote supervisory system and the data logger or electronic computer can very simply be effected.
  • connection wires corresponding to the number of equipment are required in the prior system in which memory means in the form of relays or the like are provided in a 1:1 relationship with each equipment.
  • serial delivery of information is very advantageous in the case in which the skeleton of a power plant is displayed on a cathode-ray tube and the state of each equipment is displayed on the cathode-ray tube in superposed relation with the skeleton.
  • the number of connection wires is quite small in accordance with the present invention.
  • the present invention is in no way limited to the embodiments described above and many changes and modifications may be made therein.
  • the information from a controlled station need not be continuously transmitted and all that is needed is reception of correct information.
  • one memory means 32 and one memory means 36 are provided in the control station for the storage of all the information, such memory means may be disposed in each of the controlled stations. This arrangement is convenient in that the controlled station circuit 23 can be eliminated, the circulation cycle of the memory means can be shortened and the display can be renewed in each controlled station.
  • three memory means that is, a memory means for storing the new information, a memory means for storing the old information and a memory means for'storing the coincidence or noncoincidence between the new information and the old information may provided.
  • This arrangement is advantageous in that the display corresponding to the old information can readily be obtained where necessary.
  • the illustrated embodiments refer to the circulating or serial memory means in which the circulation takes place in response to application of a shift pulse. However, it will be understood that such a shift pulse is unnecessary when the memory means is a delay line memory. In such a case, a predetermined clock pulse corresponding to the shift pulse in the illustrated embodiments may be selected and the clock pulse may be obtained from, for example, a magnetic drum.
  • a remote supervisory system for supervising an operating condition of a plurality of pieces of equipment located in a controlled station comprising receiving means for cyclically and continuously receiving individual signals having values representing respective states of an operating condition of each piece of equip ment being supervised,
  • memory means for storing said received signals serially and cyclically, including at least a first serial memory for stor ing the latest cycle of said individual signals received and a second serial memory for storing the corresponding in dividual signals of a preceding cycle representing the same operating condition of the respective pieces of equipment,
  • timing means for controlling the application of said signals to said memory means in predetermined time slots of a repetitive time frame
  • coincidence means connected to the outputs of said first and second memories for providing an output only upon detecting coincidence between signals received from corresponding time slots of said first and second memories
  • control means for actuating said display means in one manner in response to an input from said coincidence means and another manner in response to the absence of an output from said coincidence means
  • said display means including an indicator element for each respective piece of equipment being supervised and distributor means for selectively connecting each indicator element to said control means in accordance with the timing of said timing means.
  • control means includes a capacitor associated with each lamp for storing a signal capable of energizing said lamp for a predetermined period corresponding to the cycle time of said memory means.
  • control means includes first gating means for generating a first frequency signal in response to receipt of no output from said coincidence means along with a first signal value from said first memory, second gating means for generating a second frequency signal in response to receipt of no output from said coincidence means along with a second signal value from said first memory, and third gating means for generating a DC signal in response to receipt of an output ill

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Selective Calling Equipment (AREA)
US791895*A 1968-01-22 1969-01-17 Remote supervisory system Expired - Lifetime US3643222A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP43003259A JPS5011021B1 (fr) 1968-01-22 1968-01-22

Publications (1)

Publication Number Publication Date
US3643222A true US3643222A (en) 1972-02-15

Family

ID=11552459

Family Applications (1)

Application Number Title Priority Date Filing Date
US791895*A Expired - Lifetime US3643222A (en) 1968-01-22 1969-01-17 Remote supervisory system

Country Status (2)

Country Link
US (1) US3643222A (fr)
JP (1) JPS5011021B1 (fr)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3940740A (en) * 1973-06-27 1976-02-24 Actron Industries, Inc. Method for providing reconfigurable microelectronic circuit devices and products produced thereby
US4189771A (en) * 1977-10-11 1980-02-19 International Business Machines Corporation Method and means for the detection of deadlock among waiting tasks in a multiprocessing, multiprogramming CPU environment
USRE31942E (en) * 1971-03-01 1985-07-09 High speed serial scan and readout of keyboards
US5726668A (en) * 1992-11-30 1998-03-10 The Dow Chemical Company Programmable graphics panel

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3124674A (en) * 1961-05-19 1964-03-10 Edwards
US3228020A (en) * 1963-09-19 1966-01-04 Gassenheimer Irvin Room status indicating system
US3293611A (en) * 1963-02-26 1966-12-20 Curtiss Wright Corp Switch scanning system
US3310782A (en) * 1963-02-27 1967-03-21 Ultronic Systems Corp Data message system
US3379831A (en) * 1964-03-19 1968-04-23 Fuji Neon Kabushiki Kaisha Flat screen television display apparatus
US3404377A (en) * 1965-10-01 1968-10-01 Stanley P. Frankel General purpose digital computer
US3449721A (en) * 1966-10-31 1969-06-10 Massachusetts Inst Technology Graphical display system
US3465299A (en) * 1967-01-26 1969-09-02 Ibm Information translating data comparing systems

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3124674A (en) * 1961-05-19 1964-03-10 Edwards
US3293611A (en) * 1963-02-26 1966-12-20 Curtiss Wright Corp Switch scanning system
US3310782A (en) * 1963-02-27 1967-03-21 Ultronic Systems Corp Data message system
US3228020A (en) * 1963-09-19 1966-01-04 Gassenheimer Irvin Room status indicating system
US3379831A (en) * 1964-03-19 1968-04-23 Fuji Neon Kabushiki Kaisha Flat screen television display apparatus
US3404377A (en) * 1965-10-01 1968-10-01 Stanley P. Frankel General purpose digital computer
US3449721A (en) * 1966-10-31 1969-06-10 Massachusetts Inst Technology Graphical display system
US3465299A (en) * 1967-01-26 1969-09-02 Ibm Information translating data comparing systems

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
USRE31942E (en) * 1971-03-01 1985-07-09 High speed serial scan and readout of keyboards
US3940740A (en) * 1973-06-27 1976-02-24 Actron Industries, Inc. Method for providing reconfigurable microelectronic circuit devices and products produced thereby
US4189771A (en) * 1977-10-11 1980-02-19 International Business Machines Corporation Method and means for the detection of deadlock among waiting tasks in a multiprocessing, multiprogramming CPU environment
US5726668A (en) * 1992-11-30 1998-03-10 The Dow Chemical Company Programmable graphics panel

Also Published As

Publication number Publication date
JPS5011021B1 (fr) 1975-04-26

Similar Documents

Publication Publication Date Title
US4617566A (en) Addressable-port, daisy chain telemetry system with self-test capability
US3754209A (en) Traffic signal control system
US4156112A (en) Control system using time division multiplexing
US3927404A (en) Time division multiple access communication system for status monitoring
US4535401A (en) Apparatus and method for providing power from master controller to subcontrollers and data communication therebetween
US4091361A (en) Noise-immune carrier current actuated control
US3470542A (en) Modular system design
US3463911A (en) Variable threshold correlator system for the synchronization of information signals by a cyclically repeated signal group
US3525078A (en) Apparatus for transmitting data over electric power supply network
US3675196A (en) Traffic signal control system
US3564145A (en) Serial loop data transmission system fault locator
US4155075A (en) Remote control system for selective load switching, specifically for automotive vehicles
US3403382A (en) Code communication system with control of remote units
US3643222A (en) Remote supervisory system
US3764981A (en) System for transmitting 1-bit information having priority level
US3566399A (en) Control station monitoring system for remote stations
US3781792A (en) Error detection in communication system by repetition of data
EP0214692B1 (fr) Contrôle d'un détecteur de conflit pour feux de signalisation
US3268866A (en) Circuit arrangement for controlling switching matrices
US3449717A (en) Code communication system
US3816796A (en) Traffic signal control system
US3573790A (en) Solid state sign system
US4379993A (en) Pulse failure monitor circuit employing selectable frequency reference clock and counter pair to vary time period of pulse failure indication
CA1045722A (fr) Systeme de communication
US3946380A (en) Remote supervision and control system