US3624610A - Arrangement for generating a series of digital signals - Google Patents
Arrangement for generating a series of digital signals Download PDFInfo
- Publication number
- US3624610A US3624610A US39419A US3624610DA US3624610A US 3624610 A US3624610 A US 3624610A US 39419 A US39419 A US 39419A US 3624610D A US3624610D A US 3624610DA US 3624610 A US3624610 A US 3624610A
- Authority
- US
- United States
- Prior art keywords
- series
- matrix
- arrangement
- condition
- outlet
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols
- H04L9/06—Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols the encryption apparatus using shift registers or memories for block-wise or stream coding, e.g. DES systems or RC4; Hash functions; Pseudorandom sequence generators
- H04L9/065—Encryption by serially and continuously modifying data stream elements, e.g. stream cipher systems, RC4, SEAL or A5/3
- H04L9/0656—Pseudorandom key sequence combined element-for-element with data sequence, e.g. one-time-pad [OTP] or Vernam's cipher
- H04L9/0662—Pseudorandom key sequence combined element-for-element with data sequence, e.g. one-time-pad [OTP] or Vernam's cipher with particular pseudorandom sequence generator
Definitions
- An arrangement for generating a series of digital signals for use as a superimposition series in ciphering and deciphering digital signals comprises a contact matrix in which each contact can have two different conditions, one" condition and zero" condition.
- Said contacts are selected by a pseudorandom generator including a number of pulse generators corresponding to half the number of matrix points.
- Said generators generate individually a pseudorandom series of binary ones" and zeros" and each has two outlets of which the output signal of one outlet is inverted relatively to the output signal of the other outlet. All outlets are connected individually to a contact in the matrix, so that the number of contacts with zero condition always will be equal to the number of contacts with one condition.
- the present invention relates to an arrangement for generating a series of digital signals for use upon generation of superimposition series when digital signals are ciphered or deciphered, comprising a contract matrix in which the contacts can have two different conditions, one condition and zero condition, and which are selected successively in a pseudorandom sequence controlled by stepping pulse generators, in order to define by their condition said series of digital signals.
- the arrangement according to the invention is characterized by comprising a pseudorandom generator arrangement having a number of pulse generators corresponding to half the number of matrix points, each of said generators generating a pseudorandom series of binary zeros and ones and each having two outlets of which the output signal of the one outlet is inverted relatively to the output signal of the other outlet and that all outlets are connected individually to a contact in the matrix so that the number of contacts with zero condition always will be equal to the number of contacts with one condition.
- each pulse in the superimposition series is generated by random samples in a plurality of numbers which always contain exactly as many zeros as ones, even though the distribution of zeros and ones at times is changed during the time of information transferring.
- the desired random distribution of zeros and ones in the resulting superimposition series is secured, at the same time as it is very difficult to break the ciphered message.
- FIGURE of the drawing shows the preferred pseudorandom pulse generator comprising a matrix and alternative embodiments of driving means.
- M indicates a matrix which according to the example comprises 16 positions a a, ...a and in each of the positions and AND-circuit O O,,...O
- the outlets of all AND circuits are connected to an OR-circuit E the outlet of which forms the outlet U of the superposing arrangement.
- the matrix is provided with a stepping pulse generator arrangement comprising four stepping pulse generators X,, X,, Y,, Y each of which generates individually a pseudorandom series and can have an arbitrary design, for example a feedback shift register of the so-called maximum length type.
- the four stepping pulse generators generate pseudorandom series of different lengths.
- a selecting means is provided, consisting of eight AND-circuits U,-U,,.
- the four stepping pulse generators are stepped by means of a clock pulse generator KG with a stepping frequency f and they produce on their outlets a fourdigit binary number.
- the arrangement comprises furthennore a pseudorandom generator arrangement consisting of eight pulse generators PG,PG producing different pseudorandom series.
- the pulse generators can for example consist of feedback shift registers which can be fed back directly from outlet to inlet, the number of stages in the different pulse generators having to correspond to difi'erent prime numbers.
- the pulse generators can consist of maximum length shift registers and the difi'erent pulse generators have likewise to comprise different number of stages.
- Each pulse generator has two outlets, a true outlet and a false outlet which 16 outlets are connected individually to the third inlet of the AND circuit in a matrix point of the matrix M via a pennuting network P.
- each outlet of the pulse generators PG PG can be connected to an arbitrary matrix point.
- the cross connection can possibly be set in accordance with some selectable key combination.
- Another embodiment is obtained if the switch SA is supposed to be set to its lower position and the switch SB is in closed condition whereby the pulses of the clock pulse generator KG do not pass directly to the pulse generator arrangement PG PG but are first passing through a further pseudorandom generator arrangement A.
- a number of pulse generators PG -PG are stepped forward with the frequency f, and each producing difierent pseudorandom series with different lengths.
- Each of the outlets of these pulse generators is connected separately to an outlet of an AND-circuit 0,, to the fourth inlet of which stepping pulses having the frequency f are fed from the clock pulse generator KG.
- pulse generators PG -PG shown on the drawing will be stepped with a pulse frequency f which on an average is one-eighth of f but the interval between the pulses to PG,-PG,, is varying, apparently at random.
- the contents of the positions of the matrix M will then be replaced by apparently random intervals.
- each of the pulse generators PG,PG can be replaced separately by a flip-flop vl va cnmlllullna successive sinned Ola IIIUI miller S.
- the switch SA and SC are In a lawind POllHml. me much 88 in the Position drawn.
- the mu! reairler can be led by a :epamtelu generated max (min with the alumina frequency )3, for example the ciphered pulse train.
- the embodiment implies a certain modification concerning the feeding in of the information to the positions of the matrix M, consisting therein that each matrix position is provided with a bistable memory flip-flop v -v These flip-flops are switched via AND-circuits 0-100-0-161 with apparently random intervals by means of a pulse train obtained from a pseudorandom generating arrangement corresponding to the block A.
- the pulse train obtained from the outlet of the OR-circuit E can be used to form the superimposition series directly or after a further transforming.
- Arrangement for generating a series of digital signals for use upon generation of a superimposition series when digital signals are ciphered or deciphered, comprising a contact matrix in which each contact can have two different condioutlets are connected individually to a contact (a -a in the matrix (M), so that the number of contacts with zero condition always will be equal to the number of contacts with one condition.
Landscapes
- Engineering & Computer Science (AREA)
- Computer Security & Cryptography (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Electronic Switches (AREA)
- Manipulation Of Pulses (AREA)
Abstract
An arrangement for generating a series of digital signals for use as a superimposition series in ciphering and deciphering digital signals. The arrangement comprises a contact matrix in which each contact can have two different conditions, ''''one'''' condition and ''''zero'''' condition. Said contacts are selected by a pseudorandom generator including a number of pulse generators corresponding to half the number of matrix points. Said generators generate individually a pseudorandom series of binary ''''ones'''' and ''''zeros'''' and each has two outlets of which the output signal of one outlet is inverted relatively to the output signal of the other outlet. All outlets are connected individually to a contact in the matrix, so that the number of contacts with zero condition always will be equal to the number of contacts with one condition.
Description
United States Patent [72] Inventor Stig Erik Warring Skarholmen, Sweden [21] Appl. No. 39,419
[22] Filed May 21, 1970 [45] Patented Nov. 30, 197 l [73] Assignee Telefonaktiebolaget LM Ericsson Stockholm, Sweden [32] Priority June 11, 1969 [3 3 Sweden [54] ARRANGEMENT FOR GENERATING A SERIES OF DIGITAL SIGNALS 2 Claims, 1 Drawing Fig.
[51] Int. Cl ..1-103b 29/00 [50] Field oISearch 331/78; 340/166 R; 328/59, 61
l 5 6] References Cited UNITED STATES PATENTS 2,918,669 12/1959 Klein 340/166X n n I: "'"':g
Primary Examiner-John W. Caldwell Assismnl Examiner-David L. Trafton An0rneyl-1ane, Baxley & Spiecens ABSTRACT: An arrangement for generating a series of digital signals for use as a superimposition series in ciphering and deciphering digital signals. The arrangement comprises a contact matrix in which each contact can have two different conditions, one" condition and zero" condition. Said contacts are selected by a pseudorandom generator including a number of pulse generators corresponding to half the number of matrix points. Said generators generate individually a pseudorandom series of binary ones" and zeros" and each has two outlets of which the output signal of one outlet is inverted relatively to the output signal of the other outlet. All outlets are connected individually to a contact in the matrix, so that the number of contacts with zero condition always will be equal to the number of contacts with one condition.
ARRANGEMENT FOR GENERATING A SERIES OF DIGITAL SIGNALS BACKGROUND OF THE INVENTION The present invention relates to an arrangement for generating a series of digital signals for use upon generation of superimposition series when digital signals are ciphered or deciphered, comprising a contract matrix in which the contacts can have two different conditions, one condition and zero condition, and which are selected successively in a pseudorandom sequence controlled by stepping pulse generators, in order to define by their condition said series of digital signals.
In such a superimposition series it is required i.e. that, for example, in the case of a binary superimposition series, the distribution of ones and zeros should give the impression of being as far as possible random and at the same time it should be practically impossible to reproduce the superimposition series without knowing the used key positions.
SUMMARY OF THE INVENTION The arrangement according to the invention is characterized by comprising a pseudorandom generator arrangement having a number of pulse generators corresponding to half the number of matrix points, each of said generators generating a pseudorandom series of binary zeros and ones and each having two outlets of which the output signal of the one outlet is inverted relatively to the output signal of the other outlet and that all outlets are connected individually to a contact in the matrix so that the number of contacts with zero condition always will be equal to the number of contacts with one condition.
This implies that each pulse in the superimposition series is generated by random samples in a plurality of numbers which always contain exactly as many zeros as ones, even though the distribution of zeros and ones at times is changed during the time of information transferring. By this the desired random distribution of zeros and ones in the resulting superimposition series is secured, at the same time as it is very difficult to break the ciphered message.
BRIEF DESCRIPTION OF THE DRAWING The sole FIGURE of the drawing shows the preferred pseudorandom pulse generator comprising a matrix and alternative embodiments of driving means.
DESCRIPTION OF THE PREFERRED EMBODIMENTS The invention will be explained herebelow by means of some embodiments with reference to the attached drawing.
M indicates a matrix which according to the example comprises 16 positions a a, ...a and in each of the positions and AND-circuit O O,,...O The outlets of all AND circuits are connected to an OR-circuit E the outlet of which forms the outlet U of the superposing arrangement. The matrix is provided with a stepping pulse generator arrangement comprising four stepping pulse generators X,, X,, Y,, Y each of which generates individually a pseudorandom series and can have an arbitrary design, for example a feedback shift register of the so-called maximum length type. The four stepping pulse generators generate pseudorandom series of different lengths. Furthermore a selecting means is provided, consisting of eight AND-circuits U,-U,,. The four stepping pulse generators are stepped by means of a clock pulse generator KG with a stepping frequency f and they produce on their outlets a fourdigit binary number. Thus the number can have l6 different values, each corresponding to one of the 16 positions of the matrix. If for example X,=l, X =0, Y and Y l the AND- circuits U and U deliver an output signal and select in this way the position a in the matrix by activating two of the three inlets of the AND circuit. If this position contains a one, a one will be obtained on the outlet of the OR-circuit E, if not, a zero will be obtained. Thus at each selecting only one of the 16 AND circuits can deliver an output signal to the outlet of the arrangement.
The arrangement comprises furthennore a pseudorandom generator arrangement consisting of eight pulse generators PG,PG producing different pseudorandom series. The pulse generators can for example consist of feedback shift registers which can be fed back directly from outlet to inlet, the number of stages in the different pulse generators having to correspond to difi'erent prime numbers. Alternatively the pulse generators can consist of maximum length shift registers and the difi'erent pulse generators have likewise to comprise different number of stages. Each pulse generator has two outlets, a true outlet and a false outlet which 16 outlets are connected individually to the third inlet of the AND circuit in a matrix point of the matrix M via a pennuting network P. This consists of a cross connection and makes it possible that each outlet of the pulse generators PG PG can be connected to an arbitrary matrix point. The cross connection can possibly be set in accordance with some selectable key combination. By connecting separately both the true and the false outlet of each pulse generator to a matrix point it is secured that at each selecting from the matrix the probability to obtain a one or a zero to the outlet U always will be exactly one-half. The pulse generators PG -PG are stepped forward by means of the clock pulse generator KG with pulses of the frequency f which can be equal to or less than f,, in the latter case suitably a submultiple of f,.
The arrangement described up to now corresponds to the position in which the switch SA, SB, SC is in the position according to the drawing where accordingly the pulse generators PG -PG are directly connected to the clock pulse generator KG while the blocks designated by A and B are completely disconnected.
Another embodiment is obtained if the switch SA is supposed to be set to its lower position and the switch SB is in closed condition whereby the pulses of the clock pulse generator KG do not pass directly to the pulse generator arrangement PG PG but are first passing through a further pseudorandom generator arrangement A. A number of pulse generators PG -PG are stepped forward with the frequency f, and each producing difierent pseudorandom series with different lengths. Each of the outlets of these pulse generators is connected separately to an outlet of an AND-circuit 0,, to the fourth inlet of which stepping pulses having the frequency f are fed from the clock pulse generator KG. Thus the pulse generators PG -PG shown on the drawing will be stepped with a pulse frequency f which on an average is one-eighth of f but the interval between the pulses to PG,-PG,, is varying, apparently at random. The contents of the positions of the matrix M will then be replaced by apparently random intervals.
In another embodiment of the invention each of the pulse generators PG,PG can be replaced separately by a flip-flop vl va cnmlllullna successive sinned Ola IIIUI miller S. (The switch SA and SC are In a lauvred POllHml. me much 88 in the Position drawn.) The mu! reairler can be led by a :epamtelu generated max (min with the alumina frequency )3, for example the ciphered pulse train. The embodiment implies a certain modification concerning the feeding in of the information to the positions of the matrix M, consisting therein that each matrix position is provided with a bistable memory flip-flop v -v These flip-flops are switched via AND-circuits 0-100-0-161 with apparently random intervals by means of a pulse train obtained from a pseudorandom generating arrangement corresponding to the block A.
The pulse train obtained from the outlet of the OR-circuit E can be used to form the superimposition series directly or after a further transforming.
lclaim:
1. Arrangement for generating a series of digital signals, for use upon generation of a superimposition series when digital signals are ciphered or deciphered, comprising a contact matrix in which each contact can have two different condioutlets are connected individually to a contact (a -a in the matrix (M), so that the number of contacts with zero condition always will be equal to the number of contacts with one condition.
2. Arrangement according to claim 1, in which a permuting circuit (P) is connected between the outlets of the pseudorandom generator arrangement and the matrix points, which permuting circuit makes it possible for each outlet to be connected to an arbitrary matrix point.
Claims (2)
1. Arrangement for generating a series of digital signals, for use upon generation of a superimposition series when digital signals are ciphered or deciphered, comprising a contact matrix in which each contact can have two different conditions, one condition and zero condition, stepping pulse generators selecting said contacts in a pseudorandom sequence, in order to define by their condition said series of digital signals, the arrangement including a pseudorandom generator arrangement having a number of pulse generators (PG1-PG8 or V1-V8) corresponding to half the number of matrix points which generators generate individually a pseudorandom series of binary ones and zeros and have each two outlets, of which the output signal of the one outlet is inverted relatively to the output signal of the other outlet, and that all outlets are connected individually to a contact (a11-a44) in the matrix (M), so that the number of contacts with zero condition always will be equal to the number of contacts with one condition.
2. Arrangement according to claim 1, in which a permuting circuit (P) is connected between the outlets of the pseudorandom generator arrangement and the matrix points, which permuting circuit makes it possible for each outlet to be connected to an arbitrary matrix point.
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
SE8289/69A SE322257B (en) | 1969-06-11 | 1969-06-11 |
Publications (1)
Publication Number | Publication Date |
---|---|
US3624610A true US3624610A (en) | 1971-11-30 |
Family
ID=20273655
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US39419A Expired - Lifetime US3624610A (en) | 1969-06-11 | 1970-05-21 | Arrangement for generating a series of digital signals |
Country Status (9)
Country | Link |
---|---|
US (1) | US3624610A (en) |
CH (1) | CH531283A (en) |
DE (1) | DE2027521B2 (en) |
DK (1) | DK120805B (en) |
FR (1) | FR2053920A5 (en) |
GB (1) | GB1278346A (en) |
NL (1) | NL7008531A (en) |
NO (1) | NO127080B (en) |
SE (1) | SE322257B (en) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3893082A (en) * | 1972-12-28 | 1975-07-01 | Thomas Ryder & Son Limited | Automatic matrix control system |
US3920894A (en) * | 1974-03-11 | 1975-11-18 | Bell Telephone Labor Inc | Pseudo-random parallel word generator |
US4083036A (en) * | 1975-07-23 | 1978-04-04 | U.S. Philips Corporation | Arrangement for producing pulse-shaped signals |
US4195196A (en) * | 1973-10-15 | 1980-03-25 | International Business Machines Corporation | Variant key matrix cipher system |
USRE30957E (en) * | 1973-10-15 | 1982-06-01 | International Business Machines Corporation | Variant key matrix cipher system |
EP3131230A4 (en) * | 2014-04-28 | 2017-12-13 | Ichiro Kazawa | Encryption method, program, and system |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US2918669A (en) * | 1956-08-24 | 1959-12-22 | North American Aviation Inc | Arbitrary function generator |
US3268821A (en) * | 1963-12-04 | 1966-08-23 | Rca Corp | Timing or clock pulse generator employing plural counters capable of being selectively gated |
US3371320A (en) * | 1965-03-12 | 1968-02-27 | Sperry Rand Corp | Multipurpose matrix |
US3439281A (en) * | 1966-12-08 | 1969-04-15 | James F Mcguire | Apparatus for randomly controlling the flow of pulses from a pulse source to a plurality of output lines |
US3521185A (en) * | 1967-09-18 | 1970-07-21 | Solartron Electronic Group | Generation of binomially disturbed pseudo-random electrical signals |
US3548174A (en) * | 1966-08-10 | 1970-12-15 | Burroughs Corp | Random number generator |
-
1969
- 1969-06-11 SE SE8289/69A patent/SE322257B/xx unknown
-
1970
- 1970-05-21 US US39419A patent/US3624610A/en not_active Expired - Lifetime
- 1970-06-01 DE DE19702027521 patent/DE2027521B2/en not_active Withdrawn
- 1970-06-02 CH CH821770A patent/CH531283A/en not_active IP Right Cessation
- 1970-06-08 GB GB27709/70A patent/GB1278346A/en not_active Expired
- 1970-06-10 DK DK301470AA patent/DK120805B/en unknown
- 1970-06-10 FR FR7021362A patent/FR2053920A5/fr not_active Expired
- 1970-06-10 NO NO02261/70A patent/NO127080B/no unknown
- 1970-06-11 NL NL7008531A patent/NL7008531A/xx not_active Application Discontinuation
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US2918669A (en) * | 1956-08-24 | 1959-12-22 | North American Aviation Inc | Arbitrary function generator |
US3268821A (en) * | 1963-12-04 | 1966-08-23 | Rca Corp | Timing or clock pulse generator employing plural counters capable of being selectively gated |
US3371320A (en) * | 1965-03-12 | 1968-02-27 | Sperry Rand Corp | Multipurpose matrix |
US3548174A (en) * | 1966-08-10 | 1970-12-15 | Burroughs Corp | Random number generator |
US3439281A (en) * | 1966-12-08 | 1969-04-15 | James F Mcguire | Apparatus for randomly controlling the flow of pulses from a pulse source to a plurality of output lines |
US3521185A (en) * | 1967-09-18 | 1970-07-21 | Solartron Electronic Group | Generation of binomially disturbed pseudo-random electrical signals |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3893082A (en) * | 1972-12-28 | 1975-07-01 | Thomas Ryder & Son Limited | Automatic matrix control system |
US4195196A (en) * | 1973-10-15 | 1980-03-25 | International Business Machines Corporation | Variant key matrix cipher system |
USRE30957E (en) * | 1973-10-15 | 1982-06-01 | International Business Machines Corporation | Variant key matrix cipher system |
US3920894A (en) * | 1974-03-11 | 1975-11-18 | Bell Telephone Labor Inc | Pseudo-random parallel word generator |
US4083036A (en) * | 1975-07-23 | 1978-04-04 | U.S. Philips Corporation | Arrangement for producing pulse-shaped signals |
EP3131230A4 (en) * | 2014-04-28 | 2017-12-13 | Ichiro Kazawa | Encryption method, program, and system |
Also Published As
Publication number | Publication date |
---|---|
NL7008531A (en) | 1970-12-15 |
GB1278346A (en) | 1972-06-21 |
DE2027521B2 (en) | 1971-07-22 |
DK120805B (en) | 1971-07-19 |
FR2053920A5 (en) | 1971-04-16 |
SE322257B (en) | 1970-04-06 |
NO127080B (en) | 1973-04-30 |
DE2027521A1 (en) | 1970-12-17 |
CH531283A (en) | 1972-11-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6263082B1 (en) | Pseudorandom number generation circuit and data communication system employing the same | |
JP3024702B2 (en) | Dynamic feedback scramble technology key stream generator | |
US5153532A (en) | Noise generator using combined outputs of two pseudo-random sequence generators | |
US6192385B1 (en) | Pseudorandom number generating method and pseudorandom number generator | |
EP1537474B1 (en) | Feedback random number generation method and system | |
US4058673A (en) | Arrangement for ciphering and deciphering of information | |
DK170266B1 (en) | Encryption system and method for encryption and decryption | |
EP0782069A1 (en) | Pseudorandom number generator | |
US4032763A (en) | Production of pseudo-random binary signal sequences | |
US3624610A (en) | Arrangement for generating a series of digital signals | |
US4797922A (en) | Method of, and apparatus for, transforming a digital data sequence into an encoded form | |
US5237615A (en) | Multiple independent binary bit stream generator | |
US4744104A (en) | Self-synchronizing scrambler | |
CN1762098B (en) | Quadrature clock divider and output clock generation method | |
US4179663A (en) | Devices for generating pseudo-random sequences | |
EP0119972A1 (en) | Apparatus for ciphering and deciphering digital messages | |
US4998263A (en) | Generation of trigger signals | |
KR102197744B1 (en) | True random number generator based on cellular automata with random transition rules | |
GB1591805A (en) | Electric signal generators | |
EP0035048B1 (en) | Cipher system using a variant key matrix | |
KR200165284Y1 (en) | Parallel processing scrambler | |
SU739602A1 (en) | Pseudorandom number generator | |
CN110609672A (en) | True random number generating device and generating method thereof | |
SU964615A1 (en) | Walsh function generator | |
JPH0380646A (en) | Pseudo random number addition circuit |