US3593035A - Marginal switching arrangement - Google Patents
Marginal switching arrangement Download PDFInfo
- Publication number
- US3593035A US3593035A US776473A US3593035DA US3593035A US 3593035 A US3593035 A US 3593035A US 776473 A US776473 A US 776473A US 3593035D A US3593035D A US 3593035DA US 3593035 A US3593035 A US 3593035A
- Authority
- US
- United States
- Prior art keywords
- transistor
- transistors
- coupled
- level
- reference voltage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Classifications
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
- H02M1/08—Circuits specially adapted for the generation of control voltages for semiconductor devices incorporated in static converters
-
- A—HUMAN NECESSITIES
- A62—LIFE-SAVING; FIRE-FIGHTING
- A62C—FIRE-FIGHTING
- A62C13/00—Portable extinguishers which are permanently pressurised or pressurised immediately before use
- A62C13/66—Portable extinguishers which are permanently pressurised or pressurised immediately before use with extinguishing material and pressure gas being stored in separate containers
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R19/00—Arrangements for measuring currents or voltages or for indicating presence or sign thereof
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R19/00—Arrangements for measuring currents or voltages or for indicating presence or sign thereof
- G01R19/145—Indicating the presence of current or voltage
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R19/00—Arrangements for measuring currents or voltages or for indicating presence or sign thereof
- G01R19/165—Indicating that current or voltage is either above or below a predetermined value or within or outside a predetermined range of values
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/22—Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral
Definitions
- ABSTRACT The arrangement provides two long-tail transistor pairs with paralleled collector outputs and a detecting device branched across the above pair of outputs.
- the input signal is compared with the upper and lower levels of the selected range by means of the first and a second transistor pair and gives rise to equal potentials at both ends of the detecting device except when this input signal is above or below the range.
- the present invention relates to a marginal switching arrangement for operating an output detecting device when the amplitude of the input signal lies outside a predetermined range.
- An object of the present invention is to provide an improved marginal switching arrangement of the above type, which does not present the mentioned drawbacks.
- the present marginal switching arrangement is characterized by the fact, that said device is included in the branch of a 4-pole circuit having no common pole with a source of energy feeding said circuit which includes at least two branches whose impedances are jointly controlled by said input signals and two fixed reference sources defining said range so that it acts as a substantially balanced bridge except when said input signals are above or below said range.
- FIG. 1 shows a marginal switching arrangement in accordance with the invention
- FIG. 2 shows a modification of a detecting device used in FIG. 1.
- the marginal switching arrangement shown therein comprises two long-tail transistor pairs .Q lQ and Q /Q
- the bases of transistors Q and Q are connected in common and their junction point is connected to an output of a signal source S via a resistor R
- the other output of signal source S is connected to ground.
- the bases of transistors Q and Q are connected through respective resistors R, and R to the junction point of a resistor R and a Zener diode W forming potentiometer.
- the other end of resistor R and the anode of diode W are respectively connected to a source V of positive DC potential and to ground.
- the base of transistor Q is further connected to ground via a resistor R
- the common connection points of the emitters of transistor pairs Q lQ and Q /Q, are connected to ground via a resistor R, and a resistor R (R /1R respectively. ResistorsR and'lit simulate constant current sources.
- the junction points of the collectors of transistors Q,Q and Q Q, are interconnected via a relay Pr.
- the output of the arrangement, referred to as OUT, is taken across a make contact p of relay Pr.
- the marginal switching arrangement of FIG. 2 is similar to the arrangement of FIG. 1, except that the output relay Pr and its contact p are replaced by a bistate circuit comprising the PNP transistors Q Q and Q
- the bases of transistors Q and Q are connected to the junction points of the collectors of transistors Q,--Q and Q Q respectively.
- the emitters of transistors Q and Q are connected to each other and their junction point is connected to the source V via the emittercollector junction of the transistors Q which plays the role of a Zener diode.
- relay Pr remains in its nonenergized condition and consequently its make contact p remains open.
- the marginal arrangement of FIG. 2 is adapted for being used in applications where a high degree of accuracy is required or where high operation speed requirements exclude the use of relay Pr.
- This arrangement provides a positive output voltage when the voltage applied to its input by the signal source S is outside the range fixed by the limits M and m.
- the operation of the arrangement of FIG. 2 is similar to that of FIG. I as far as transistor pairs Q IQ and Q3/Q4 are concerned.
- the output bistate circuit comprising the transistors 5 to Q operates as follows:
- the total threshold voltage V of the latter circuit constituted by the Zener voltage of transistor Q plus the base-emitter voltage of transistor Q, or Q, is higher than the voltage drop across resistor R or R when the voltage provided by source S is within the range fixed by the limits M and m. In this condition neither transistor Q nor Q conducts; thus the output of the arrangement is at the ground potential.
- a marginal switching circuit comprising:
- a second transistor the emitter of which is coupled to the emitter of said first transistor
- a third transistor the collector of which is coupled to the collector of said first transistor
- a fourth transistor the emitter of which is coupled to the emitter of said third transistor and the collector of which is coupled to the collector of said second transistor;
- a marginal switching circuit according to claim 1, wherein said responsive means is a current energized relay.
- a marginal switching circuit according to claim 2, wherein said first and third transistors conduct and said second and fourth transistors are cut off when the level of said third variable voltage exceeds the range bounded by said first and second reference voltage levels thereby providing a current flow through said relay.
- a marginal switching circuit according to claim 2, wherein said second and fourth transistors conduct and said first and third transistors are cut off when the level of said third variable voltage is below the range bounded by said first and second reference voltage levels, thereby providing a current flow through said relay.
- a marginal switching circuit according to claim 1, wherein said responsive means comprises:
- a fifth transistor the base of which is coupled to the collector of said first transistor
- a sixth transistor the base of which is coupled to the collector of the second transistor, the emitters of said fifth and sixth transistors being coupled one to the other, and the collectors of said fifth and sixth transistors being coupled one to the other;
- a marginal switching circuit according to claim 5, wherein said first and third transistors conduct and said second and fourth transistors are cut off when the level of said third voltage exceeds the range bounded by said first and second reference voltage levels, thereby providing that said fifth transistor conducts and said sixth transistor is cut off.
- a marginal switching circuit according to claim 5, wherein said second and fourth transistors conduct and said first and third transistors are cut off when the level of said third voltage is below the range bounded by said first and second reference voltage levels, thereby providing that said sixth transistor conduct and said fifth transistor is cut off.
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Business, Economics & Management (AREA)
- Power Engineering (AREA)
- Health & Medical Sciences (AREA)
- Public Health (AREA)
- Engineering & Computer Science (AREA)
- Emergency Management (AREA)
- Nonlinear Science (AREA)
- Measurement Of Current Or Voltage (AREA)
- Emergency Alarm Devices (AREA)
- Electronic Switches (AREA)
- Amplifiers (AREA)
Abstract
The arrangement provides two long-tail transistor pairs with paralleled collector outputs and a detecting device branched across the above pair of outputs. The input signal is compared with the upper and lower levels of the selected range by means of the first and a second transistor pair and gives rise to equal potentials at both ends of the detecting device except when this input signal is above or below the range.
Description
United States Patent Inventor Jean Victor Martens Deurne-Zuid, Belgium Appl. No. 776,473 Filed Nov. 18, 1968 Patented July 13, 1971 Assignee International Standard Electric Corporation New York, N.Y. Priority Dec. 29, 1967 Belgium BL 29 MARGINAL SWITCHING ARRANGEMENT 7 Claims, 2 Drawing Figs.
U.S. Cl 307/235, 3 1 7/1 48.5
Int. Cl H03k 5/20 Field of Search 307/235,
[56] References Cited UNITED STATES PATENTS 3,139,562 6/1964 Freeborn 307/235 X 3,428,826 2/1969 Berry 307/235 3,470,497 9/1969 Kotter 307/235 X Primary Examiner-Donald D. Forrer Assistant Exam iner-John Zazworsky Attorneys-C. Cornell Remsen, Jr., Walter J. Baum, Percy P. Lantzy, Philip M. Bolton, Isidore Otogut and Charles L. Johnson, Jr.
ABSTRACT: The arrangement provides two long-tail transistor pairs with paralleled collector outputs and a detecting device branched across the above pair of outputs. The input signal is compared with the upper and lower levels of the selected range by means of the first and a second transistor pair and gives rise to equal potentials at both ends of the detecting device except when this input signal is above or below the range.
PATENTEU Juu 3:971 3, 593 O35 sum 1 UF 2 our Inventor JAN VICTOR MARI'EMS wmw' A llorn y PATENTE U JUL 13ml 3 59?) O35 SHEET 2 [1F 2 V I 5 2 07 2 P4 R 9;
Q5 05 i 42 M 3 1 W iz/7 @g A Home y MARGINAL SWITCHING ARRANGEMENT BACKGROUND OF THE INVENTION The present invention relates to a marginal switching arrangement for operating an output detecting device when the amplitude of the input signal lies outside a predetermined range.
Such a marginal switching arrangement is known from the Dutch patent application Ser. No. 250,589. This known-arrangement has a low performance, since its characteristics depend on temperature and supply voltage variations.
SUMMARY OF THE INVENTION An object of the present invention is to provide an improved marginal switching arrangement of the above type, which does not present the mentioned drawbacks.
The present marginal switching arrangement is characterized by the fact, that said device is included in the branch of a 4-pole circuit having no common pole with a source of energy feeding said circuit which includes at least two branches whose impedances are jointly controlled by said input signals and two fixed reference sources defining said range so that it acts as a substantially balanced bridge except when said input signals are above or below said range.
BRIEF DESCRIPTION OF THE DRAWINGS The abov: mentioned and other objects and features of the invention will become more apparent and the invention itself will be best understood by referring to the following description of embodiments taken in conjunction with the accompanying drawings in which:
FIG. 1 shows a marginal switching arrangement in accordance with the invention;
FIG. 2 shows a modification of a detecting device used in FIG. 1.
DESCRIPTION OF THE PREFERRED EMBODIMENTS Referring to FIG. 1 the marginal switching arrangement shown therein comprises two long-tail transistor pairs .Q lQ and Q /Q The bases of transistors Q and Q are connected in common and their junction point is connected to an output of a signal source S via a resistor R The other output of signal source S is connected to ground.
The bases of transistors Q and Q are connected through respective resistors R, and R to the junction point of a resistor R and a Zener diode W forming potentiometer. The other end of resistor R and the anode of diode W are respectively connected to a source V of positive DC potential and to ground. The base of transistor Q is further connected to ground via a resistor R The common connection points of the emitters of transistor pairs Q lQ and Q /Q, are connected to ground via a resistor R, and a resistor R (R /1R respectively. ResistorsR and'lit simulate constant current sources. The collectors of transistors Q and Q 3 are connected together as are the collectors of transistors Q and Q and the respective junction points are connected to the source V via resistors IR and R respectively; (R =R The junction points of the collectors of transistors Q,Q and Q Q, are interconnected via a relay Pr. The output of the arrangement, referred to as OUT, is taken across a make contact p of relay Pr.
The marginal switching arrangement of FIG. 2 is similar to the arrangement of FIG. 1, except that the output relay Pr and its contact p are replaced by a bistate circuit comprising the PNP transistors Q Q and Q The bases of transistors Q and Q; are connected to the junction points of the collectors of transistors Q,--Q and Q Q respectively. The emitters of transistors Q and Q, are connected to each other and their junction point is connected to the source V via the emittercollector junction of the transistors Q which plays the role of a Zener diode. The collectors of transistors Q and Q are also connected to each other, their junction point being connected to ground via a resistor R The output of the arrangement, referred to as OUT, is taken from the interconnected collectors of transistor pair Q lQ The principle of operation of the marginal switching arrangement of FIG, 1 is as follows:
As long as the output voltage level of the source S, lies inside a predetermined range defined by the upper and lower reference voltages M and m applied to the bases of transistors Q and Q respectively, relay Pr remains in its nonenergized condition and consequently its make contact p remains open. Indeed, the constant currents i, and i feeding the long-tail transistor pairs (),/Q and Q /Q circulate from the bias source V to ground via the resistors R, and R the collectoremitter junctions of transistors Q and Q and the resistor R, and R respectively. Due to the voltage drop across resistor R being equal to the voltage drop across resistor R (R =R i =i no current circulates through relay Pr so that contact 5 remains open. As soon as the output voltage level of signal sources becomes higher than the reference level M applied to the base of transistor Q transistors Q and Q conduct, whereas transistors Q and Q are cut off. Alternatively, as soon as the output voltage level of signal source S becomes lower than the reference level m applied to the base of transistor Q transistors Q and Q conduct, whereas transistors Q, and Q are cutoff. Assuming that the resistance of the winding of relay Pr is very low with respect to the resistances R and R a current equal to current i or i 2 (i,=i circulates through relay Pr. Relay Pr is thus energized and closes its contact p. The closure of contact p causes the activation of an alarm circuit (not shown).
The marginal arrangement of FIG. 2 is adapted for being used in applications where a high degree of accuracy is required or where high operation speed requirements exclude the use of relay Pr. This arrangement provides a positive output voltage when the voltage applied to its input by the signal source S is outside the range fixed by the limits M and m. The operation of the arrangement of FIG. 2 is similar to that of FIG. I as far as transistor pairs Q IQ and Q3/Q4 are concerned. The output bistate circuit comprising the transistors 5 to Q operates as follows:
The total threshold voltage V of the latter circuit, constituted by the Zener voltage of transistor Q plus the base-emitter voltage of transistor Q, or Q, is higher than the voltage drop across resistor R or R when the voltage provided by source S is within the range fixed by the limits M and m. In this condition neither transistor Q nor Q conducts; thus the output of the arrangement is at the ground potential.
When the voltage provided by source S is above or below the range fixed by the limits M and m, all the current from transistors Q, and Q or Q and Q tends to flow through only one of the resistors R or R respectively. The voltage drop across this one resistor R or R doubles and is higher than the aforementioned threshold voltage V The corresponding transistor Q or Q, is then conducting and the voltage across resistor R jumps up to the emitter voltage of transistors Q and I claim:
I. A marginal switching circuit comprising:
a first transistor;
a second transistor, the emitter of which is coupled to the emitter of said first transistor;
a third transistor, the collector of which is coupled to the collector of said first transistor;
a fourth transistor, the emitter of which is coupled to the emitter of said third transistor and the collector of which is coupled to the collector of said second transistor;
means for providing a first reference voltage level to the base of said second transistor;
means for providing a second reference voltage level, different than said first reference voltage level to the base of said fourth transistor;
means for applying a third variable voltage level to the base of said first and third transistors; and
means coupled between the collectors of said first and second transistors for responding when the level of said third voltage lies outside the range bounded by said first and second reference voltage levels.
2. A marginal switching circuit, according to claim 1, wherein said responsive means is a current energized relay.
3. A marginal switching circuit, according to claim 2, wherein said first and third transistors conduct and said second and fourth transistors are cut off when the level of said third variable voltage exceeds the range bounded by said first and second reference voltage levels thereby providing a current flow through said relay.
4. A marginal switching circuit, according to claim 2, wherein said second and fourth transistors conduct and said first and third transistors are cut off when the level of said third variable voltage is below the range bounded by said first and second reference voltage levels, thereby providing a current flow through said relay.
5. A marginal switching circuit, according to claim 1, wherein said responsive means comprises:
a fifth transistor, the base of which is coupled to the collector of said first transistor;
a sixth transistor, the base of which is coupled to the collector of the second transistor, the emitters of said fifth and sixth transistors being coupled one to the other, and the collectors of said fifth and sixth transistors being coupled one to the other; and
means for providing a fourth reference voltage level to the junction of the emitters of said fifth and sixth transistors.
6. A marginal switching circuit, according to claim 5, wherein said first and third transistors conduct and said second and fourth transistors are cut off when the level of said third voltage exceeds the range bounded by said first and second reference voltage levels, thereby providing that said fifth transistor conducts and said sixth transistor is cut off.
7. A marginal switching circuit, according to claim 5, wherein said second and fourth transistors conduct and said first and third transistors are cut off when the level of said third voltage is below the range bounded by said first and second reference voltage levels, thereby providing that said sixth transistor conduct and said fifth transistor is cut off.
Claims (7)
1. A marginal switching circuit comprising: a first transistor; a second transistor, the emitter of which is coupled to the emitter of said first transistor; a third transistor, the collector of which is coupled to the collector of said first transistor; a fourth transistor, the emitter of which is coupled to the emitter of said third transistor and the collector of which is coupled to the collector of said second transistor; means for providing a first reference voltage level to the base of said second transistor; means for providing a second reference voltage level, different than said first reference voltage level to the base of said fourth transistor; means for applying a third variable voltage level to the base of said first and third transistors; and means coupled between the collectors of said first and second transistors for responding when the level of said third voltage lies outside the range bounded by said first and second reference voltage levels.
2. A marginal switching circuit, according to claim 1, wherein said responsive means is a current energized relay.
3. A marginal switching circuit, according to claim 2, wherein said first and third transistors conduct and said second and fourth transistors are cut off when the level of said third variable voltage exceeds the range bounded by said first and second reference voltage levels thereby providing a current flow through said relay.
4. A marginal switching circuit, according to claim 2, wherein said second and fourth transistors conduct and said first and third transistors are cut off when the level of said third variable voltage is below the range bounded by said first and second reference voltage levels, thereby providing a current flow through said relay.
5. A marginal switching circuit, according to claim 1, wherein said responsive means compriSes: a fifth transistor, the base of which is coupled to the collector of said first transistor; a sixth transistor, the base of which is coupled to the collector of the second transistor, the emitters of said fifth and sixth transistors being coupled one to the other, and the collectors of said fifth and sixth transistors being coupled one to the other; and means for providing a fourth reference voltage level to the junction of the emitters of said fifth and sixth transistors.
6. A marginal switching circuit, according to claim 5, wherein said first and third transistors conduct and said second and fourth transistors are cut off when the level of said third voltage exceeds the range bounded by said first and second reference voltage levels, thereby providing that said fifth transistor conducts and said sixth transistor is cut off.
7. A marginal switching circuit, according to claim 5, wherein said second and fourth transistors conduct and said first and third transistors are cut off when the level of said third voltage is below the range bounded by said first and second reference voltage levels, thereby providing that said sixth transistor conduct and said fifth transistor is cut off.
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
BE708711 | 1967-12-29 |
Publications (1)
Publication Number | Publication Date |
---|---|
US3593035A true US3593035A (en) | 1971-07-13 |
Family
ID=3852072
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US776473A Expired - Lifetime US3593035A (en) | 1967-12-29 | 1968-11-18 | Marginal switching arrangement |
Country Status (5)
Country | Link |
---|---|
US (1) | US3593035A (en) |
BE (1) | BE708711A (en) |
ES (1) | ES361970A1 (en) |
GB (1) | GB1246815A (en) |
NL (1) | NL6818685A (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3816761A (en) * | 1973-01-02 | 1974-06-11 | Rca Corp | Comparator circuitry |
US4122362A (en) * | 1976-02-12 | 1978-10-24 | Licentia Patent-Verwaltungs-G.M.B.H. | Stepped pulse generator circuit |
US4144551A (en) * | 1977-01-13 | 1979-03-13 | Value Engineering Company | Power interrupter device for an electrical distribution system |
US4292552A (en) * | 1977-12-20 | 1981-09-29 | Nippon Electric Co., Ltd. | Bipolar voltage detector comprising differential transistor pairs |
US4859872A (en) * | 1987-03-31 | 1989-08-22 | Mitsubishi Denki Kabushiki Kaisha | Synchronizing signal processing circuit |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE2931901A1 (en) * | 1979-08-07 | 1981-02-26 | Licentia Gmbh | Monolithic integrated logic threshold circuit - includes two differential amplifiers with paired transistors of complementary conduction type |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3139562A (en) * | 1960-10-17 | 1964-06-30 | Honeywell Regulator Co | Voltage monitoring circuit |
US3428826A (en) * | 1964-07-03 | 1969-02-18 | Gen Electric Co Ltd | High and low voltage level threshold circuit employing two differential amplifier comparators |
US3470497A (en) * | 1966-11-09 | 1969-09-30 | Felten & Guilleaume Gmbh | Circuit arrangement for signalling the upper and lower limits of a voltage |
-
1967
- 1967-12-29 BE BE708711D patent/BE708711A/xx unknown
-
1968
- 1968-11-18 US US776473A patent/US3593035A/en not_active Expired - Lifetime
- 1968-12-19 GB GB60324/68A patent/GB1246815A/en not_active Expired
- 1968-12-24 NL NL6818685A patent/NL6818685A/xx unknown
- 1968-12-28 ES ES361970A patent/ES361970A1/en not_active Expired
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3139562A (en) * | 1960-10-17 | 1964-06-30 | Honeywell Regulator Co | Voltage monitoring circuit |
US3428826A (en) * | 1964-07-03 | 1969-02-18 | Gen Electric Co Ltd | High and low voltage level threshold circuit employing two differential amplifier comparators |
US3470497A (en) * | 1966-11-09 | 1969-09-30 | Felten & Guilleaume Gmbh | Circuit arrangement for signalling the upper and lower limits of a voltage |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3816761A (en) * | 1973-01-02 | 1974-06-11 | Rca Corp | Comparator circuitry |
US4122362A (en) * | 1976-02-12 | 1978-10-24 | Licentia Patent-Verwaltungs-G.M.B.H. | Stepped pulse generator circuit |
US4144551A (en) * | 1977-01-13 | 1979-03-13 | Value Engineering Company | Power interrupter device for an electrical distribution system |
US4292552A (en) * | 1977-12-20 | 1981-09-29 | Nippon Electric Co., Ltd. | Bipolar voltage detector comprising differential transistor pairs |
US4859872A (en) * | 1987-03-31 | 1989-08-22 | Mitsubishi Denki Kabushiki Kaisha | Synchronizing signal processing circuit |
Also Published As
Publication number | Publication date |
---|---|
BE708711A (en) | 1968-07-01 |
DE1815681B2 (en) | 1973-02-08 |
DE1815681A1 (en) | 1969-08-21 |
NL6818685A (en) | 1969-07-01 |
GB1246815A (en) | 1971-09-22 |
ES361970A1 (en) | 1970-11-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US2831126A (en) | Bistable transistor coincidence gate | |
US3310688A (en) | Electrical circuits | |
ES8102437A1 (en) | Switching circuit comprising a plurality of input channels and an output channel | |
GB764100A (en) | Switching circuits employing junction transistors | |
US3593035A (en) | Marginal switching arrangement | |
US2907895A (en) | Transistor trigger circuit | |
GB1211389A (en) | Logic circuits | |
GB1386547A (en) | Transistor switching circuit | |
US4032838A (en) | Device for generating variable output voltage | |
US3433978A (en) | Low output impedance majority logic inverting circuit | |
US3459967A (en) | Transistor switching using a tunnel diode | |
US3175100A (en) | Transistorized high-speed reversing double-pole-double-throw switching circuit | |
US3018387A (en) | Non-saturating transistor circuit | |
US3529179A (en) | Logic noise suppressor | |
US2944166A (en) | Bistable trigger circuit | |
GB1248229A (en) | Logic circuit | |
US3214606A (en) | Retentive memory bistable multivibrator circuit with preferred starting means | |
US3515904A (en) | Electronic circuits utilizing emitter-coupled transistors | |
US3579106A (en) | Loop current detector | |
GB765381A (en) | Transistor bistable latch circuits | |
US3446987A (en) | Variable resistance circuit | |
RU2146415C1 (en) | Flip-flop with three stable states and common output | |
US3235753A (en) | Serial driven two transistor switch circuit | |
US3248561A (en) | Logic circuit | |
US3466463A (en) | Bipolar limiting circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: ALCATEL N.V., DE LAIRESSESTRAAT 153, 1075 HK AMSTE Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNOR:INTERNATIONAL STANDARD ELECTRIC CORPORATION, A CORP OF DE;REEL/FRAME:004718/0023 Effective date: 19870311 |