US20240178209A1 - Display Device Including Oxide Semiconductor - Google Patents
Display Device Including Oxide Semiconductor Download PDFInfo
- Publication number
- US20240178209A1 US20240178209A1 US18/465,707 US202318465707A US2024178209A1 US 20240178209 A1 US20240178209 A1 US 20240178209A1 US 202318465707 A US202318465707 A US 202318465707A US 2024178209 A1 US2024178209 A1 US 2024178209A1
- Authority
- US
- United States
- Prior art keywords
- pattern
- film transistor
- thin
- conductive pattern
- layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 233
- 239000010409 thin film Substances 0.000 claims abstract description 139
- 229910052751 metal Inorganic materials 0.000 claims abstract description 28
- 239000002184 metal Substances 0.000 claims abstract description 28
- 239000000463 material Substances 0.000 claims description 45
- 239000000758 substrate Substances 0.000 claims description 35
- 239000010949 copper Substances 0.000 claims description 26
- ZOKXTWBITQBERF-UHFFFAOYSA-N Molybdenum Chemical compound [Mo] ZOKXTWBITQBERF-UHFFFAOYSA-N 0.000 claims description 16
- 229910052750 molybdenum Inorganic materials 0.000 claims description 16
- 239000011733 molybdenum Substances 0.000 claims description 16
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 claims description 15
- 229910052802 copper Inorganic materials 0.000 claims description 15
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 claims description 11
- BASFCYQUMIYNBI-UHFFFAOYSA-N platinum Chemical compound [Pt] BASFCYQUMIYNBI-UHFFFAOYSA-N 0.000 claims description 11
- 229910017052 cobalt Inorganic materials 0.000 claims description 5
- 239000010941 cobalt Substances 0.000 claims description 5
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 claims description 5
- 229910044991 metal oxide Inorganic materials 0.000 claims description 5
- 150000004706 metal oxides Chemical class 0.000 claims description 5
- 229910052759 nickel Inorganic materials 0.000 claims description 5
- 229910052697 platinum Inorganic materials 0.000 claims description 5
- 239000002019 doping agent Substances 0.000 claims description 4
- 238000009413 insulation Methods 0.000 claims description 4
- 230000004044 response Effects 0.000 abstract description 12
- 230000009467 reduction Effects 0.000 abstract description 3
- 239000010410 layer Substances 0.000 description 252
- 239000003990 capacitor Substances 0.000 description 34
- 239000011229 interlayer Substances 0.000 description 34
- 239000011651 chromium Substances 0.000 description 20
- 239000010936 titanium Substances 0.000 description 20
- 239000004020 conductor Substances 0.000 description 16
- 238000005538 encapsulation Methods 0.000 description 16
- 230000008859 change Effects 0.000 description 15
- 239000011810 insulating material Substances 0.000 description 15
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 14
- 229910052814 silicon oxide Inorganic materials 0.000 description 14
- 229910052782 aluminium Inorganic materials 0.000 description 11
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 11
- 238000000034 method Methods 0.000 description 11
- 230000008569 process Effects 0.000 description 11
- VYZAMTAEIAYCRO-UHFFFAOYSA-N Chromium Chemical compound [Cr] VYZAMTAEIAYCRO-UHFFFAOYSA-N 0.000 description 10
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 10
- 230000015572 biosynthetic process Effects 0.000 description 10
- 229910052804 chromium Inorganic materials 0.000 description 10
- 229910052719 titanium Inorganic materials 0.000 description 10
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 10
- 229910052721 tungsten Inorganic materials 0.000 description 10
- 239000010937 tungsten Substances 0.000 description 10
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 description 8
- 229910052739 hydrogen Inorganic materials 0.000 description 8
- 239000001257 hydrogen Substances 0.000 description 8
- 125000006850 spacer group Chemical group 0.000 description 7
- 230000003071 parasitic effect Effects 0.000 description 6
- 229910052581 Si3N4 Inorganic materials 0.000 description 4
- 230000008901 benefit Effects 0.000 description 4
- 230000006866 deterioration Effects 0.000 description 4
- 238000000926 separation method Methods 0.000 description 4
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 4
- 229910001111 Fine metal Inorganic materials 0.000 description 2
- XLOMVQKBTHCTTD-UHFFFAOYSA-N Zinc monoxide Chemical compound [Zn]=O XLOMVQKBTHCTTD-UHFFFAOYSA-N 0.000 description 2
- 238000009792 diffusion process Methods 0.000 description 2
- 239000012535 impurity Substances 0.000 description 2
- 238000002347 injection Methods 0.000 description 2
- 239000007924 injection Substances 0.000 description 2
- 229910000476 molybdenum oxide Inorganic materials 0.000 description 2
- 238000002834 transmittance Methods 0.000 description 2
- GYHNNYVSQQEPJS-UHFFFAOYSA-N Gallium Chemical compound [Ga] GYHNNYVSQQEPJS-UHFFFAOYSA-N 0.000 description 1
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 1
- 238000011109 contamination Methods 0.000 description 1
- 238000005137 deposition process Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 229910052733 gallium Inorganic materials 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 230000005525 hole transport Effects 0.000 description 1
- 229910052738 indium Inorganic materials 0.000 description 1
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 description 1
- AMGQUBHHOARCQH-UHFFFAOYSA-N indium;oxotin Chemical compound [In].[Sn]=O AMGQUBHHOARCQH-UHFFFAOYSA-N 0.000 description 1
- 229910010272 inorganic material Inorganic materials 0.000 description 1
- 239000011147 inorganic material Substances 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 239000011368 organic material Substances 0.000 description 1
- PQQKPALAQIIWST-UHFFFAOYSA-N oxomolybdenum Chemical compound [Mo]=O PQQKPALAQIIWST-UHFFFAOYSA-N 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 229910052709 silver Inorganic materials 0.000 description 1
- 239000004332 silver Substances 0.000 description 1
- 239000002356 single layer Substances 0.000 description 1
- YVTHLONGBIQYBO-UHFFFAOYSA-N zinc indium(3+) oxygen(2-) Chemical compound [O--].[Zn++].[In+3] YVTHLONGBIQYBO-UHFFFAOYSA-N 0.000 description 1
- 239000011787 zinc oxide Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/16—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits
- H01L25/167—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits comprising optoelectronic devices, e.g. LED, photodiodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/075—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L33/00
- H01L25/0753—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L33/00 the devices being arranged next to each other
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/7869—Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising an oxide semiconductor material, e.g. zinc oxide, copper aluminium oxide, cadmium stannate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78696—Thin film transistors, i.e. transistors with a channel being at least partly a thin film characterised by the structure of the channel, e.g. multichannel, transverse or longitudinal shape, length or width, doping structure, or the overlap or alignment between the channel and the gate, the source or the drain, or the contacting structure of the channel
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/48—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
- H01L33/62—Arrangements for conducting electric current to or from the semiconductor body, e.g. lead-frames, wire-bonds or solder balls
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Devices For Indicating Variable Information By Combining Individual Elements (AREA)
- Thin Film Transistor (AREA)
Abstract
Disclosed is a display device including an oxide semiconductor. The display device includes a light-emitting device and a pixel driving circuit located in each pixel area. The pixel driving circuit supplies a driving current corresponding to a data signal to the light-emitting device in response to a gate signal. The pixel driving circuit includes a driving thin-film transistor and at least one switching thin-film transistor. The driving thin-film transistor includes a driving semiconductor pattern made of an oxide semiconductor. A conductive pattern including a metal is located under the driving semiconductor pattern. The conductive pattern is in contact with the driving semiconductor pattern. The conductive pattern has a larger work function than the driving semiconductor pattern. Accordingly, occurrence of mura at low grayscale is prevented without a reduction in on-current. Consequently, the display device exhibits improved image quality.
Description
- This application claims the benefit of Korean Patent Application No. 10-2022-0161351, filed on Nov. 28, 2022, which is hereby incorporated by reference as if fully set forth herein.
- The present disclosure relates to a display device in which a driving semiconductor pattern in each pixel area is made of an oxide semiconductor.
- In general, a display device may provide an image to a user. For example, such a display device may include a plurality of pixel areas. A light-emitting device and a pixel driving circuit may be located in each pixel area. The light-emitting device may emit light having a specific color. For example, the light-emitting device may include an emission layer, which is located between a first electrode and a second electrode.
- The pixel driving circuit may supply a driving current corresponding to a data signal to the light-emitting device in response to a gate signal. For example, the pixel driving circuit may include a driving thin-film transistor and at least one switching thin-film transistor. The driving thin-film transistor may generate the driving current corresponding to the data signal. For example, the driving thin-film transistor may include a driving semiconductor pattern, a driving gate electrode, a driving source electrode, and a driving drain electrode.
- The driving semiconductor pattern may have electrical conductivity corresponding to a voltage applied to the driving gate electrode. The driving semiconductor pattern may include a semiconductor material. For example, the driving semiconductor pattern may be made of an oxide semiconductor. However, in the driving thin-film transistor including the driving semiconductor pattern made of an oxide semiconductor, the amount of change in the driving current due to change in the voltage applied to the driving gate electrode may be increased. Accordingly, mura may occur in a low grayscale region in the display device.
- When a separation distance between the driving semiconductor pattern and the driving gate electrode of the driving thin-film transistor is increased, the amount of change in the driving current due to change in the voltage applied to the driving gate electrode may be reduced. However, in the display device, the on-current of the driving thin-film transistor may decrease. Accordingly, in the display device, the electrical characteristics of the driving thin-film transistor may be degraded. Therefore, the overall brightness and image quality of the display device may be degraded.
- Accordingly, the present disclosure is directed to a display device including an oxide semiconductor that substantially obviates one or more problems due to limitations and disadvantages of the related art.
- An object of the present disclosure is to provide a display device capable of preventing occurrence of mura at low grayscale without deterioration in the brightness thereof.
- Another object of the present disclosure is to provide a display device capable of increasing an S-factor of a driving thin-film transistor without changing a separation distance between a driving semiconductor pattern and a driving gate electrode.
- However, the objects to be accomplished by the present disclosure are not limited to the above-mentioned objects, and other objects not mentioned herein will be clearly understood by those skilled in the art from the following description.
- Additional advantages, objects, and features of the disclosure will be set forth in part in the description which follows and in part will become apparent to those having ordinary skill in the art upon examination of the following or may be learned from practice of the disclosure. The objects and other advantages of the disclosure may be realized and attained by the structure particularly pointed out in the written description and claims hereof as well as the appended drawings.
- To achieve these objects and other advantages and in accordance with the purpose of the disclosure, as embodied and broadly described herein, a display device includes a device substrate. A pixel driving circuit and a light-emitting device are located on the device substrate. The pixel driving circuit includes a driving thin-film transistor. The driving thin-film transistor includes a driving semiconductor pattern. The driving semiconductor pattern is made of an oxide semiconductor. The light-emitting device is electrically connected to the pixel driving circuit. A conductive pattern is located between the device substrate and the driving semiconductor pattern. The driving semiconductor pattern is in contact with the upper surface of the conductive pattern that is opposite the device substrate. The conductive pattern includes a metal. The conductive pattern has a larger work function than the driving semiconductor pattern.
- The lower end portion of the driving semiconductor pattern that is located close to the conductive pattern may include a depletion region.
- The conductive pattern may be electrically connected to a driving source electrode of the driving thin-film transistor.
- The conductive pattern may include a region located outside the driving semiconductor pattern. The driving source electrode may be in contact with the conductive pattern at a position outside the driving semiconductor pattern.
- The conductive pattern may include a first pattern layer and a second pattern layer. The second pattern layer may be located on the first pattern layer. The driving semiconductor pattern may be in contact with the second pattern layer. The second pattern layer may have a larger work function than the driving semiconductor pattern.
- The second pattern layer may be made of a conductive metal oxide.
- The second pattern layer may include the same metal as the first pattern layer.
- The conductive pattern may include one of copper, molybdenum, nickel, cobalt, and platinum.
- The conductive pattern may overlap a portion of the driving semiconductor pattern. The driving semiconductor pattern may include a channel region located on the conductive pattern.
- In another aspect of the present disclosure, a display device includes a device substrate. A first conductive pattern, an upper buffer layer, and a pixel driving circuit are located on the device substrate. The upper buffer layer covers the first conductive pattern. A second conductive pattern and a light-emitting device are located on the upper buffer layer. The second conductive pattern includes a metal. The pixel driving circuit includes a first thin-film transistor and a second thin-film transistor. The first thin-film transistor is located on the first conductive pattern. The second thin-film transistor is located on the second conductive pattern. The light-emitting device is electrically connected to the pixel driving circuit. The second thin-film transistor includes a semiconductor pattern made of an oxide semiconductor. The semiconductor pattern of the second thin-film transistor is in Schottky contact with the second conductive pattern.
- The second conductive pattern may be electrically connected to a source electrode of the second thin-film transistor.
- The first thin-film transistor may include a semiconductor pattern located on the same layer as the second conductive pattern.
- The semiconductor pattern of the first thin-film
- transistor may include the same material as the semiconductor pattern of the second thin-film transistor.
- An upper gate insulating layer may be located on the upper buffer layer. The upper gate insulating layer may cover the semiconductor pattern of the first thin-film transistor and the semiconductor pattern of the second thin-film transistor. Each of the first thin-film transistor and the second thin-film transistor may include a gate electrode located on the upper gate insulating layer. The gate electrode of the first thin-film transistor may be located on the same layer as the gate electrode of the second thin-film transistor.
- In still another aspect of the present disclosure, a thin film transistor for driving a light-emitting element of a display device comprises an oxide semiconductor pattern including oxide semiconductor material; a gate insulation layer disposed on a first side of the oxide semiconductor pattern; a gate electrode disposed on the gate insulation layer; a first electrode electrically connected to the oxide semiconductor pattern; a second electrode electrically connected to the oxide semiconductor pattern, the second electrode electrically connected to the light-emitting element such that the thin film transistor drives current through the light-emitting element; a conductive pattern disposed directly on and in contact with a second side of the oxide semiconductor pattern, the conductive pattern having a first work function greater than a second work function of the oxide semiconductor pattern.
- The conductive pattern is electrically coupled to a DC voltage or the second electrode.
- The oxide semiconductor pattern includes a source region, a drain region, and a channel region between the source region and the drain region, the source region and the drain region including the oxide semiconductor material doped with a dopant, and the channel region including the oxide semiconductor material free of the dopant, the conductive pattern extends shorter than edges of the oxide semiconductor region, and the conductive pattern overlaps with the channel region but does not overlap with the source region or the drain region.
- In some embodiments, the conductive pattern extends shorter than edges of the oxide semiconductor region; and the oxide semiconductor region has stepped shapes. In other embodiments, the conductive pattern overlaps with the entire oxide semiconductor pattern and extends beyond edges of the oxide semiconductor pattern.
- In some embodiments, the thin film transistor may further comprise another conductive pattern disposed beyond edges of the oxide semiconductor pattern, the source electrode electrically connected to the another conductive pattern.
- In some embodiments, the conductive pattern comprises a first conductive pattern layer and a second conductive pattern layer disposed on the first conductive pattern layer, the oxide semiconductor pattern is in direct contact with the second conductive pattern layer, and the second conductive pattern layer has the first work function greater than the second work function of the oxide semiconductor pattern. The second conductive pattern layer may comprise a conductive metal oxide. The conductive pattern may comprise one of copper, molybdenum, nickel, cobalt, and platinum.
- It is to be understood that both the foregoing general description and the following detailed description of the present disclosure are exemplary and explanatory and are intended to provide further explanation of the disclosure as claimed.
- The accompanying drawings, which are included to provide a further understanding of the disclosure and are incorporated in and constitute a part of this application, illustrate embodiment (s) of the disclosure and together with the description serve to explain the principle of the disclosure. In the drawings:
-
FIG. 1 is a view schematically showing a display device according to an embodiment of the present disclosure; -
FIG. 2 is a view showing a circuit in a unit pixel area in the display device according to the embodiment of the present disclosure; -
FIG. 3 is a view showing a cross-section taken along line I-I′ inFIG. 1 and a cross-section obtained by cutting a portion of the unit pixel area; -
FIG. 4 is an enlarged view of a region indicated by “K” inFIG. 3 ; -
FIG. 5 is a work function graph for explaining a depletion region between the second semiconductor pattern and the second conductive pattern; and -
FIGS. 6 to 12 are views showing display devices according to other embodiments of the present disclosure. - The details of the above objects, technical configurations, and effects of the present disclosure will be clearly understood from the following detailed description taken in conjunction with the accompanying drawings showing embodiments of the present disclosure. Although exemplary embodiments of the present disclosure will be described, it will be apparent that the technical spirit of the present disclosure can be practiced by those skilled in the art without being restricted or limited to the embodiments.
- Further, throughout the specification, the same reference numerals represent the same components, and in the drawings, the length and thickness of layers or areas may be exaggerated for the sake of convenience. In addition, when a first element is referred to as being “on” a second element, it can be directly on the second element or be indirectly on the second element with a third element interposed therebetween.
- It will be understood that the terms “first” and “second” are used herein to describe various elements and are only used to distinguish one element from another element. Thus, a first element may be termed a second element, and similarly, a second element may be termed a first element without departing from the teachings of the present disclosure.
- Terms used in the following description are used only to describe the specific embodiments and are not intended to restrict the present disclosure. The expression of singularity includes a plural meaning unless the singularity expression is explicitly different in context. In the specification, the terms “comprising, ” “including,” and “having” shall be understood to designate the presence of particular features, numbers, steps, operations, elements, parts, or combinations thereof but not to preclude the presence or addition of one or more other features, numbers, steps, operations, elements, parts, or combinations thereof.
- Unless otherwise defined, all terms used herein, which include technical or scientific terms, have the same meanings as those generally appreciated by those skilled in the art. The terms, such as ones defined in common dictionaries, should be interpreted as having the same meanings as terms in the context of pertinent technology, and should not be interpreted as having ideal or excessively formal meanings unless clearly defined in the specification.
-
FIG. 1 is a view schematically showing a display device according to an embodiment of the present disclosure, and -
FIG. 2 is a view showing a circuit in a unit pixel area in the display device according to the embodiment of the present disclosure.FIG. 3 is a view showing a cross-section taken along line I-I′ inFIG. 1 and a cross-section obtained by cutting a portion of the unit pixel area.FIG. 4 is an enlarged view of a region indicated by “K” inFIG. 3 . - Referring to
FIGS. 1 to 4 , a display device according to an embodiment of the present disclosure may include a display panel DP. The display panel DP may generate an image to be provided to a user. For example, the display panel DP may include a plurality of pixel areas PA. - Various signals may be supplied to the respective pixel areas PA through signal lines GL, DL, and PL. For example, the signal lines GL, DL, and PL may include gate lines GL for application of gate signals to the respective pixel areas PA, data lines DL for application of data signals to the respective pixel areas PA, and power voltage supply lines PL for application of positive supply voltages VDD to the respective pixel areas PA. The gate lines GL may be electrically connected to a gate driver GD. The data lines DL may be electrically connected to a data driver DD. The power voltage supply lines PL may be electrically connected to a power unit PU.
- The gate driver GD and the data driver DD may be controlled by a timing controller TC. For example, the gate driver GD may receive clock signals, reset signals, and a start signal from the timing controller TC, and the data driver DD may receive digital video data and a source timing signal from the timing controller TC.
- Each pixel area PA may realize a specific color. For example, a light-emitting
device 500 and a pixel driving circuit DC electrically connected to the light-emittingdevice 500 may be located in each pixel area PA. The light-emittingdevice 500 and the pixel driving circuit DC in each pixel area PA may be located on adevice substrate 100. Thedevice substrate 100 may include an insulating material. For example, thedevice substrate 100 may include glass or plastic. - The light-emitting
device 500 may emit light having a specific color. For example, the light-emittingdevice 500 may include afirst electrode 510, an emission layer 520, and asecond electrode 530, which are sequentially stacked on thedevice substrate 100. - The
first electrode 510 may include a conductive material. Thefirst electrode 510 may include a material having a high reflectance. For example, thefirst electrode 510 may include a metal such as aluminum (Al) or silver (Ag). Thefirst electrode 510 may have a multilayer structure. For example, thefirst electrode 510 may have a structure in which a reflective electrode made of a metal is located between transparent electrodes made of a transparent conductive material such as indium tin oxide (ITO) or indium zinc oxide (IZO). - The emission layer 520 may generate light having brightness corresponding to a voltage difference between the
first electrode 510 and thesecond electrode 530. For example, the emission layer 520 may include an emission material layer (EML) including an emission material. The emission material may include an organic material, an inorganic material, or a hybrid material. For example, the display device according to the embodiment of the present disclosure may be an organic light-emitting display device including an organic emission material. - The emission layer 520 may have a multilayer structure. For example, the emission layer 520 may further include at least one of a hole injection layer (HIL), a hole transport layer (HTL), an electron transport layer (ETL), or an electron injection layer (EIL). Accordingly, in the display device according to the embodiment of the present disclosure, the luminous efficiency of the emission layer 520 may be improved.
- The
second electrode 530 may include a conductive material. Thesecond electrode 530 may include a material different from that of thefirst electrode 510. The transmittance of thesecond electrode 530 may be greater than the transmittance of thefirst electrode 510. For example, thesecond electrode 530 may be a transparent electrode made of a transparent conductive material such as ITO or IZO. Accordingly, in the display device according to the embodiment of the present disclosure, light generated by the emission layer 520 may be emitted to the outside through thesecond electrode 530. - The pixel driving circuit DC may supply a driving current corresponding to the data signal to the light-emitting
device 500 during one frame in response to the gate signal. For example, the pixel driving circuit DC may include a first thin-film transistor T1, a second thin-film transistor T2, and a storage capacitor Cst. - The first thin-film transistor T1 may include a
first semiconductor pattern 211, afirst gate electrode 213, afirst drain electrode 215, and afirst source electrode 217. The first thin-film transistor T1 may transmit the data signal to asecond gate electrode 223 of the second thin-film transistor T2 in response to the gate signal. For example, the first thin-film transistor T1 may be a switching thin-film transistor. Thefirst gate electrode 213 may be electrically connected to the gate line GL, and thefirst drain electrode 215 may be electrically connected to the data line DL. - The
first semiconductor pattern 211 may include a semiconductor material. For example, thefirst semiconductor pattern 211 may include an oxide semiconductor such as indium gallium zinc oxide (IGZO). Thefirst semiconductor pattern 211 may include a first source region, a first channel region, and a first drain region. The first channel region may be located between the first source region and the first drain region. The resistance of the first source region and the resistance of the first drain region may be lower than the resistance of the first channel region. For example, each of the first source region and the first drain region may include a conductorized region of an oxide semiconductor. The first channel region may be a non-conductorized region of an oxide semiconductor. - The
first gate electrode 213 may include a conductive material. For example, thefirst gate electrode 213 may include a metal such as aluminum (Al), chromium (Cr), copper (Cu), molybdenum (Mo), titanium (Ti), or tungsten (W). Thefirst gate electrode 213 may be located on thefirst semiconductor pattern 211. For example, thefirst gate electrode 213 may overlap the first channel region of thefirst semiconductor pattern 211. The first source region and the first drain region of thefirst semiconductor pattern 211 may be located outside thefirst gate electrode 213. Thefirst gate electrode 213 may be electrically insulated from thefirst semiconductor pattern 211. For example, the first source region of thefirst semiconductor pattern 211 may be electrically connected to the first drain region of thefirst semiconductor pattern 211 in response to the gate signal. - The
first drain electrode 215 may include a conductive material. For example, thefirst drain electrode 215 may include a metal such as aluminum (Al), chromium (Cr), copper (Cu), molybdenum (Mo), titanium (Ti), or tungsten (W). Thefirst drain electrode 215 may include a material different from that of thefirst gate electrode 213. Thefirst drain electrode 215 may be located on a different layer from thefirst gate electrode 213. For example, thefirst drain electrode 215 may be electrically insulated from thefirst gate electrode 213. Thefirst drain electrode 215 may be electrically connected to the first drain region of thefirst semiconductor pattern 211. - The
first source electrode 217 may include a conductive material. For example, thefirst source electrode 217 may include a metal such as aluminum (Al), chromium (Cr), copper (Cu), molybdenum (Mo), titanium (Ti), or tungsten (W). Thefirst source electrode 217 may include a material different from that of thefirst gate electrode 213. Thefirst source electrode 217 may be located on a different layer from thefirst gate electrode 213. For example, thefirst source electrode 217 may be located on the same layer as thefirst drain electrode 215. Thefirst source electrode 217 may include the same material as thefirst drain electrode 215. Thefirst source electrode 217 may be electrically insulated from thefirst gate electrode 213. For example, thefirst source electrode 217 may be electrically connected to the first source region of thefirst semiconductor pattern 211. - The second thin-film transistor T2 may include a
second semiconductor pattern 221, asecond gate electrode 223, asecond drain electrode 225, and asecond source electrode 227. The second thin-film transistor T2 may generate the driving current corresponding to the data signal. For example, the second thin-film transistor T2 may be a driving thin-film transistor. Thesecond gate electrode 223 may be electrically connected to thefirst source electrode 217, and thesecond drain electrode 225 may be electrically connected to the power voltage supply line PL. The light-emittingdevice 500 may be electrically connected to the second thin-film transistor T2. For example, thesecond source electrode 227 may be electrically connected to thefirst electrode 510 of the light-emittingdevice 500. - The
second semiconductor pattern 221 may include a semiconductor material. For example, thesecond semiconductor pattern 221 may include an oxide semiconductor such as IGZO. Thesecond semiconductor pattern 221 may include a second channel region located between a second source region and a second drain region. The second channel region may have a higher resistance than the second source region and the second drain region. For example, each of the second source region and the second drain region may include a conductorized region of an oxide semiconductor, and the second channel region may be a non-conductorized region of an oxide semiconductor. - The
second semiconductor pattern 221 may include the same material as thefirst semiconductor pattern 211. For example, thesecond semiconductor pattern 221 may be formed simultaneously with formation of thefirst semiconductor pattern 211. The second source region and the second drain region of thesecond semiconductor pattern 221 may have the same resistance as the first source region and the first drain region of thefirst semiconductor pattern 211. For example, the resistance of the second channel region may be equal to that of the first channel region. - The
second gate electrode 223 may include a conductive material. For example, thesecond gate electrode 223 may include a metal such as aluminum (Al), chromium (Cr), copper (Cu), molybdenum (Mo), titanium (Ti), or tungsten (W). Thesecond gate electrode 223 may include the same material as thefirst gate electrode 213. Thesecond gate electrode 223 may be located on the same layer as thefirst gate electrode 213. For example, thesecond gate electrode 223 may be formed simultaneously with formation of thefirst gate electrode 213. - The
second gate electrode 223 may be located on thesecond semiconductor pattern 221. For example, thesecond gate electrode 223 may overlap the second channel region of thesecond semiconductor pattern 221. The second source region and the second drain region of thesecond semiconductor pattern 221 may be located outside thesecond gate electrode 223. Thesecond gate electrode 223 may be electrically insulated from thesecond semiconductor pattern 221. For example, the second channel region of thesecond semiconductor pattern 221 may have electrical conductivity corresponding to a voltage applied to thesecond gate electrode 223. - The
second drain electrode 225 may include a conductive material. For example, thesecond drain electrode 225 may include a metal such as aluminum (Al), chromium (Cr), copper (Cu), molybdenum (Mo), titanium (Ti), or tungsten (W). Thesecond drain electrode 225 may include a material different from that of thesecond gate electrode 223. Thesecond drain electrode 225 may be located on a different layer from thesecond gate electrode 223. For example, thesecond drain electrode 225 may be electrically insulated from thesecond gate electrode 223. Thesecond drain electrode 225 may be electrically connected to the second drain region of thesecond semiconductor pattern 221. - The
second drain electrode 225 may be located on the same layer as thefirst drain electrode 215. Thesecond drain electrode 225 may include the same material as thefirst drain electrode 215. For example, thesecond drain electrode 225 may be formed simultaneously with formation of thefirst drain electrode 215. Accordingly, the display device according to the embodiment of the present disclosure may exhibit improved process efficiency. - The
second source electrode 227 may include a conductive material. For example, thesecond source electrode 227 may include a metal such as aluminum (Al), chromium (Cr), copper (Cu), molybdenum (Mo), titanium (Ti), or tungsten (W). Thesecond source electrode 227 may include a material different from that of thesecond gate electrode 223. Thesecond source electrode 227 may be located on a different layer from thesecond gate electrode 223. For example, thesecond source electrode 227 may be electrically insulated from thesecond gate electrode 223. Thesecond source electrode 227 may be electrically connected to the second source region of thesecond semiconductor pattern 221. - The
second source electrode 227 may be located on the same layer as thefirst source electrode 217. Thesecond source electrode 227 may include the same material as thefirst source electrode 217. For example, thesecond source electrode 227 may be formed simultaneously with formation of thefirst source electrode 217. Accordingly, the display device according to the embodiment of the present disclosure may exhibit improved process efficiency. - The storage capacitor Cst may maintain a signal applied to the
second gate electrode 223 of the second thin-film transistor T2 during one frame. For example, the storage capacitor Cst may be electrically connected between thesecond gate electrode 223 and thesecond source electrode 227 of the second thin-film transistor T2. The storage capacitor Cst may have a structure in which capacitor electrodes are stacked one above another. The storage capacitor Cst may be formed using a process of forming the first thin-film transistor T1 and the second thin-film transistor T2. For example, the storage capacitor Cst may include a first capacitor electrode located on the same layer as thesecond gate electrode 223 and a second capacitor electrode located on the same layer as thesecond source electrode 227. Accordingly, the display device according to the embodiment of the present disclosure may exhibit improved process efficiency. - The display panel DP may include an active area AA in which the pixel areas PA are located and a bezel area BZ located outside the active area AA. At least one of the gate driver GD, the data driver DD, the power unit PU, or the timing controller TC may be located in the bezel area BZ of the display panel DP. For example, the display device according to the embodiment of the present disclosure may be a gate-in-panel (GIP) type display device in which the gate driver GD is formed in the bezel area BZ of the display panel DP. The gate driver GD may include at least one circuit thin-
film transistor 290. - The circuit thin-
film transistor 290 may be located in the bezel area BZ of thedevice substrate 100. The circuit thin-film transistor 290 may have the same structure as the first thin-film transistor T1 or the second thin-film transistor T2 located in each pixel area PA. For example, the circuit thin-film transistor 290 may include acircuit semiconductor pattern 291, acircuit gate electrode 293, a circuit drain electrode 295, and acircuit source electrode 297. - The
circuit semiconductor pattern 291 may include a semiconductor material. Thecircuit semiconductor pattern 291 may include a material different from those of thefirst semiconductor pattern 211 and thesecond semiconductor pattern 221 in each pixel area PA. For example, thecircuit semiconductor pattern 291 may include low-temperature poly-Si (LTPS). Thecircuit semiconductor pattern 291 may be located on a different layer from thefirst semiconductor pattern 211 and thesecond semiconductor pattern 221 in each pixel area PA. For example, thecircuit semiconductor pattern 291 may have different electrical characteristics from thefirst semiconductor pattern 211 and thesecond semiconductor pattern 221 in each pixel area PA. - The
circuit semiconductor pattern 291 may include a circuit source region, a circuit channel region, and a circuit drain region. The circuit channel region may be located between the circuit source region and the circuit drain region. The resistance of the circuit source region and the resistance of the circuit drain region may be lower than the resistance of the circuit channel region. For example, the circuit source region and the circuit drain region may include conductive impurities. The circuit channel region may be a region not doped with conductive impurities. - The
circuit gate electrode 293 may include a conductive material. For example, thecircuit gate electrode 293 may include a metal such as aluminum (Al), chromium (Cr), copper (Cu), molybdenum (Mo), titanium (Ti), or tungsten (W). Thecircuit gate electrode 293 may be located on thecircuit semiconductor pattern 291. For example, thecircuit gate electrode 293 may overlap the circuit channel region of thecircuit semiconductor pattern 291. The circuit source region and the circuit drain region of thecircuit semiconductor pattern 291 may be located outside thecircuit gate electrode 293. Thecircuit gate electrode 293 may be electrically insulated from thecircuit semiconductor pattern 291. For example, the circuit source region of thecircuit semiconductor pattern 291 may be electrically connected to the circuit drain region of thecircuit semiconductor pattern 291 in response to a corresponding signal. - The
circuit gate electrode 293 may be located on a different layer from thefirst gate electrode 213 and thesecond gate electrode 223 in each pixel area PA. For example, thecircuit gate electrode 293 may include a material different from those of thefirst gate electrode 213 and thesecond gate electrode 223 in each pixel area PA. - The circuit drain electrode 295 may include a conductive material. For example, the circuit drain electrode 295 may include a metal such as aluminum (Al), chromium (Cr), copper (Cu), molybdenum (Mo), titanium (Ti), or tungsten (W). The circuit drain electrode 295 may include a material different from that of the
circuit gate electrode 293. The circuit drain electrode 295 may be located on a different layer from thecircuit gate electrode 293. For example, the circuit drain electrode 295 may be electrically insulated from thecircuit gate electrode 293. The circuit drain electrode 295 may be electrically connected to the circuit drain region of thecircuit semiconductor pattern 291. - The circuit drain electrode 295 may be located on the same layer as the
first drain electrode 215 and thesecond drain electrode 225 in each pixel area PA. The circuit drain electrode 295 may include the same material as thefirst drain electrode 215 and thesecond drain electrode 225 in each pixel area PA. For example, the circuit drain electrode 295 may be formed simultaneously with formation of thefirst drain electrode 215 and thesecond drain electrode 225 in each pixel area PA. Accordingly, the display device according to the embodiment of the present disclosure may exhibit improved process efficiency. - The
circuit source electrode 297 may include a conductive material. For example, thecircuit source electrode 297 may include a metal such as aluminum (Al), chromium (Cr), copper (Cu), molybdenum (Mo), titanium (Ti), or tungsten (W). Thecircuit source electrode 297 may include a material different from that of thecircuit gate electrode 293. Thecircuit source electrode 297 may be located on a different layer from thecircuit gate electrode 293. For example, thecircuit source electrode 297 may be located on the same layer as the circuit drain electrode 295. Thecircuit source electrode 297 may include the same material as the circuit drain electrode 295. Thecircuit source electrode 297 may be electrically insulated from thecircuit gate electrode 293. For example, thecircuit source electrode 297 may be electrically connected to the circuit source region of thecircuit semiconductor pattern 291. - The
circuit source electrode 297 may be located on the same layer as thefirst source electrode 217 and thesecond source electrode 227 in each pixel area PA. Thecircuit source electrode 297 may include the same material as thefirst source electrode 217 and thesecond source electrode 227 in each pixel area PA. For example, thecircuit source electrode 297 may be formed simultaneously with formation of thefirst source electrode 217 and thesecond source electrode 227 in each pixel area PA. Accordingly, the display device according to the embodiment of the present disclosure may exhibit improved process efficiency. - A plurality of insulating
layers device substrate 100 to prevent unnecessary electrical connection in each pixel area PA. For example, alower buffer layer 110, a lowergate insulating layer 120, a lowerinterlayer insulating layer 130, anupper buffer layer 140, an uppergate insulating layer 150, an upperinterlayer insulating layer 160, afirst planarization layer 170, asecond planarization layer 180, and abank insulating layer 190 may be located on thedevice substrate 100. - The
lower buffer layer 110 may be located close to thedevice substrate 100. Thelower buffer layer 110 may prevent contamination by thedevice substrate 100 in a process of forming the pixel driving circuit DC in each pixel area PA and the circuit thin-film transistor 290. For example, thelower buffer layer 110 may completely cover the active area AA and the bezel area BZ of thedevice substrate 100. The pixel driving circuit DC in each pixel area PA and the circuit thin-film transistor 290 may be located on thelower buffer layer 110. Thelower buffer layer 110 may include an insulating material. For example, thelower buffer layer 110 may include silicon oxide (SiOx) and silicon nitride (SiNx). Thelower buffer layer 110 may have a multilayer structure. For example, thelower buffer layer 110 may have a structure in which an inorganic insulating layer made of silicon oxide (SiOx) and an inorganic insulating layer made of silicon nitride (SiNx) are stacked one above another. - The lower
gate insulating layer 120 may electrically insulate thecircuit semiconductor pattern 291 of the circuit thin-film transistor 290 from thecircuit gate electrode 293 of the circuit thin-film transistor 290. For example, thecircuit semiconductor pattern 291 may be located between thelower buffer layer 110 and the lowergate insulating layer 120. The lowergate insulating layer 120 may cover thecircuit semiconductor pattern 291. The lowergate insulating layer 120 may include an insulating material. For example, the lowergate insulating layer 120 may include silicon oxide (SiOx). The lowergate insulating layer 120 may extend to the active area AA of thedevice substrate 100. For example, the first thin-film transistor T1 and the second thin-film transistor T2 in each pixel area PA may be located on the lowergate insulating layer 120. - The lower
interlayer insulating layer 130 may electrically insulate the circuit drain electrode 295 and thecircuit source electrode 297 from thecircuit gate electrode 291. For example, the circuit drain electrode 295 and thecircuit source electrode 297 may be located on the lowerinterlayer insulating layer 130. Thecircuit gate electrode 291 may be located between the lowergate insulating layer 120 and the lowerinterlayer insulating layer 130. The lowerinterlayer insulating layer 130 may include an insulating material. For example, the lowerinterlayer insulating layer 130 may include silicon nitride (SiNx). Accordingly, in the display device according to the embodiment of the present disclosure, the electrical characteristics of thecircuit semiconductor pattern 291 may be stabilized due to hydrogen contained in the lowerinterlayer insulating layer 130. - The lower
interlayer insulating layer 130 may extend to the active area AA of thedevice substrate 100. For example, the first thin-film transistor T1 and the second thin-film transistor T2 in each pixel area PA may be located on the lowerinterlayer insulating layer 130. A firstconductive pattern 310 may be located between the lowergate insulating layer 120 and the lowerinterlayer insulating layer 130 in each pixel area PA. The firstconductive pattern 310 may include a conductive material. For example, the firstconductive pattern 310 may include the same material as thecircuit gate electrode 293. The firstconductive pattern 310 may be formed simultaneously with formation of thecircuit gate electrode 293. For example, the firstconductive pattern 310 may be located on the same layer as thecircuit gate electrode 293. - The first
conductive pattern 310 in each pixel area PA may overlap the first thin-film transistor T1 in the corresponding pixel area PA. For example, the first thin-film transistor T1 in each pixel area PA may be located on the firstconductive pattern 310 in the corresponding pixel area PA. Accordingly, in the display device according to the embodiment of the present disclosure, external light traveling toward thefirst semiconductor pattern 211 in each pixel area PA after passing through thedevice substrate 100 may be blocked by the firstconductive pattern 310 in the corresponding pixel area PA. For example, the firstconductive pattern 310 in each pixel area PA may have a larger size than thefirst semiconductor pattern 211 in the corresponding pixel area PA. Therefore, in the display device according to the embodiment of the present disclosure, a change in the characteristics of the first thin-film transistor T1 located in each pixel area PA due to external light may be prevented without deterioration in process efficiency. - The
upper buffer layer 140 may be located between the lowerinterlayer insulating layer 130 and thefirst semiconductor pattern 211 in each pixel area PA. Theupper buffer layer 140 may include an insulating material. Theupper buffer layer 140 may include a material having a relatively low hydrogen content. For example, theupper buffer layer 140 may be an inorganic insulating layer made of silicon oxide (SiOx). Accordingly, in the display device according to the embodiment of the present disclosure, movement of the hydrogen contained in the lowerinterlayer insulating layer 130 toward thefirst semiconductor pattern 211 in each pixel area PA may be blocked by theupper buffer layer 140. That is, in the display device according to the embodiment of the present disclosure, a change in the characteristics of thefirst semiconductor pattern 211 located in each pixel area PA due to diffusion of hydrogen may be prevented. For example, theupper buffer layer 140 may have a greater thickness than the lowerinterlayer insulating layer 130. Therefore, in the display device according to the embodiment of the present disclosure, deterioration in the characteristics of the pixel driving circuit DC located in each pixel area PA due to hydrogen may be prevented. - The
upper buffer layer 140 may extend beyond thefirst semiconductor pattern 211 located in each pixel area PA. For example, the second thin-film transistor T2 in each pixel area PA may be located on theupper buffer layer 140. Accordingly, in the display device according to the embodiment of the present disclosure, a change in the characteristics of the second thin-film transistor T2 located in each pixel area PA due to diffusion of hydrogen may be prevented. The circuit drain electrode 295 and thecircuit source electrode 297 may be located on theupper buffer layer 140. - The upper
gate insulating layer 150 may electrically insulate thefirst semiconductor pattern 211 from thefirst gate electrode 213 in each pixel area PA. For example, thefirst semiconductor pattern 211 in each pixel area PA may be located between theupper buffer layer 140 and the uppergate insulating layer 150. The uppergate insulating layer 150 may cover thefirst semiconductor pattern 211 in each pixel area PA. The uppergate insulating layer 150 may include an insulating material. For example, the uppergate insulating layer 150 may be an inorganic insulating layer made of silicon oxide (SiOx). The uppergate insulating layer 150 may extend to the bezel area BZ of thedevice substrate 100. For example, the circuit drain electrode 295 and thecircuit source electrode 297 may be located on the uppergate insulating layer 150 in the bezel area BZ. - The
second semiconductor pattern 221 and thesecond gate electrode 223 in each pixel area PA may be electrically insulated by the uppergate insulating layer 150. For example, the uppergate insulating layer 150 may extend between thesecond semiconductor pattern 221 and thesecond gate electrode 223 in each pixel area PA. The separation distance between thesecond semiconductor pattern 221 and thesecond gate electrode 223 located in each pixel area PA may be equal to the separation distance between thefirst semiconductor pattern 211 and thefirst gate electrode 213 located in the corresponding pixel area PA. For example, the uppergate insulating layer 150 may be in contact with thefirst semiconductor pattern 211, thesecond semiconductor pattern 221, thefirst gate electrode 213, and thesecond gate electrode 223 in each pixel area PA. Accordingly, in the display device according to the embodiment of the present disclosure, a process of forming the pixel driving circuit DC located in each pixel area PA may be simplified. - The upper
interlayer insulating layer 160 may electrically insulate thefirst drain electrode 215 and thefirst source electrode 217 in each pixel area PA from thefirst gate electrode 213 in the corresponding pixel area PA. Thesecond drain electrode 225 and thesecond source electrode 227 in each pixel area PA may be electrically insulated from thesecond gate electrode 223 in the corresponding pixel area PA by the upperinterlayer insulating layer 160. For example, thefirst drain electrode 215, thefirst source electrode 217, thesecond drain electrode 225, and thesecond source electrode 227 in each pixel area PA may be located on the upperinterlayer insulating layer 160. Thefirst drain electrode 215 and thefirst source electrode 217 in each pixel area PA may pass through the uppergate insulating layer 150 and the upperinterlayer insulating layer 160 to be electrically connected to thefirst semiconductor pattern 211 in the corresponding pixel area PA. Thesecond drain electrode 225 and thesecond source electrode 227 in each pixel area PA may pass through the uppergate insulating layer 150 and the upperinterlayer insulating layer 160 to be electrically connected to thesecond semiconductor pattern 221 in the corresponding pixel area PA. The upperinterlayer insulating layer 160 may include an insulating material. The upperinterlayer insulating layer 160 may include a material different from that of the lowerinterlayer insulating layer 130. The upperinterlayer insulating layer 160 may include a material having a relatively low hydrogen content. For example, the upperinterlayer insulating layer 160 may be an inorganic insulating layer made of silicon oxide (SiOx). Accordingly, in the display device according to the embodiment of the present disclosure, a change in the characteristics of the first thin-film transistor T1 and the second thin-film transistor T2 located in each pixel area PA due to hydrogen may be prevented. - The upper
interlayer insulating layer 160 may extend to the bezel area BZ of thedevice substrate 100. For example, the circuit drain electrode 295 and thecircuit source electrode 297 may be located on the upperinterlayer insulating layer 160. The circuit drain electrode 295 and thecircuit source electrode 297 may be electrically connected to thecircuit semiconductor pattern 291 through the lowergate insulating layer 120, the lowerinterlayer insulating layer 130, theupper buffer layer 140, the uppergate insulating layer 150, and the upperinterlayer insulating layer 160. - The
first planarization layer 170 may be located on the upperinterlayer insulating layer 160. For example, thedrain electrodes source electrodes first planarization layer 170. The circuit drain electrode 295 and thecircuit source electrode 297 may be located between the upper interlayer insulating andlayer 160 thefirst planarization layer 170. Thesecond planarization layer 180 may be located on thefirst planarization layer 170. Thefirst planarization layer 170 and thesecond planarization layer 180 may remove a step difference caused by the pixel driving circuit DC and the circuit thin-film transistor 290 in each pixel area PA. For example, the upper surface of thesecond planarization layer 180 that is opposite thedevice substrate 100 may be a flat surface. - Each of the
first planarization layer 170 and thesecond planarization layer 180 may include an insulating material. Each of thefirst planarization layer 170 and thesecond planarization layer 180 may include a material different from that of the upperinterlayer insulating layer 160. For example, each of thefirst planarization layer 170 and thesecond planarization layer 180 may be an organic insulating layer including an organic insulating material. Thesecond planarization layer 180 may include the same material as thefirst planarization layer 170. Thesecond planarization layer 180 may be in direct contact with the upper surface of thefirst planarization layer 170 that is opposite thedevice substrate 100. For example, thefirst planarization layer 170 and thesecond planarization layer 180 may be physically connected to each other. An interface between thefirst planarization layer 170 and thesecond planarization layer 180 may be invisible. - The light-emitting
device 500 in each pixel area PA may be located on thesecond planarization layer 180. For example, thefirst electrode 510, the emission layer 520, and thesecond electrode 530 in each pixel area PA may be sequentially stacked on thesecond planarization layer 180 located in the corresponding pixel area PA. Thefirst electrode 510 in each pixel area PA may be in direct contact with the upper surface of thesecond planarization layer 180. Accordingly, in the display device according to the embodiment of the present disclosure, a brightness difference depending on the generation position of light emitted from each light-emittingdevice 500 may be prevented. -
Intermediate electrodes 400 may be located between thefirst planarization layer 170 and thesecond planarization layer 180. Theintermediate electrodes 400 may include a conductive material. For example, theintermediate electrodes 400 may include a metal such as aluminum (Al), chromium (Cr), copper (Cu), molybdenum (Mo), titanium (Ti), or tungsten (W). Thefirst electrode 510 in each pixel area PA may be electrically connected to thesecond source electrode 227 in the corresponding pixel area PA via one of theintermediate electrodes 400. For example, each of theintermediate electrodes 400 may pass through thefirst planarization layer 170 in each pixel area PA and may be in direct contact with thesecond source electrode 227 in the corresponding pixel area PA, and thefirst electrode 510 in each pixel area PA may pass through thesecond planarization layer 180 in the corresponding pixel area PA and may be in direct contact with one of theintermediate electrodes 400. - The
bank insulating layer 190 may be located on thesecond planarization layer 180. Thebank insulating layer 190 may define an emission area within each pixel area PA. For example, thebank insulating layer 190 may cover an edge of thefirst electrode 510 located in each pixel area PA. The emission layer 520 and thesecond electrode 530 in each pixel area PA may be sequentially stacked on the portion of thefirst electrode 510 that is exposed by thebank insulating layer 190. Thebank insulating layer 190 may include an insulating material. For example, thebank insulating layer 190 may be an organic insulating layer including an organic insulating material. Thebank insulating layer 190 may include a material different from that of thesecond planarization layer 180. - Light emitted from the light-emitting
device 500 in each pixel area PA may have a different color from light emitted from the light-emittingdevice 500 in an adjacent pixel area PA. For example, the emission layer 520 in each pixel area PA may be spaced apart from the emission layer 520 in an adjacent pixel area PA. The emission layer 520 located in each pixel area PA may include an end portion located on thebank insulating layer 190. The emission layer 520 in each pixel area PA may be individually formed. For example, the emission layer 520 in each pixel area PA may be formed using a fine metal mask (FMM). A spacer may be located on thebank insulating layer 190. The spacer may prevent damage to thebank insulating layer 190 and the emission layer 520 due to the fine metal mask. The spacer may include an insulating material. For example, the spacer may include an organic insulating material. The spacer may include the same material as thebank insulating layer 190. For example, thebank insulating layer 190 and the spacer may be simultaneously formed through a patterning process using a halftone mask. An end portion of the emission layer 520 located in each pixel area PA may be spaced apart from the spacer. - A voltage applied to the
second electrode 530 in each pixel area PA may be the same as a voltage applied to thesecond electrode 530 in an adjacent pixel area PA. For example, a negative supply voltage VSS may be applied to thesecond electrode 530 in each pixel area PA. Thesecond electrode 530 in each pixel area PA may be electrically connected to thesecond electrode 530 in an adjacent pixel area PA. Thesecond electrode 530 in each pixel area PA may include the same material as thesecond electrode 530 in an adjacent pixel area PA. For example, thesecond electrode 530 in each pixel area PA may be formed simultaneously with formation of thesecond electrode 530 in an adjacent pixel area PA. Thesecond electrode 530 in each pixel area PA may be in direct contact with thesecond electrode 530 in an adjacent pixel area PA. For example, thesecond electrode 530 in each pixel area PA may extend onto thebank insulating layer 190. Thebank insulating layer 190 may be covered by thesecond electrode 530. Accordingly, in the display device according to the embodiment of the present disclosure, a process of forming thesecond electrode 530 in each pixel area PA may be simplified. In addition, in the display device according to the embodiment of the present disclosure, the brightness of the light emitted from the light-emittingdevice 500 in each pixel area PA may be adjusted in response to the data signal applied to the pixel driving circuit DC in the corresponding pixel area PA. - An
encapsulation unit 600 may be located on the light-emittingdevice 500 in each pixel area PA. Theencapsulation unit 600 may prevent damage to the light-emittingdevices 500 due to external moisture and impact. Theencapsulation unit 600 may include a multilayer structure. For example, theencapsulation unit 600 may include afirst encapsulation layer 610, asecond encapsulation layer 620, and athird encapsulation layer 630, which are sequentially stacked one above another. Each of thefirst encapsulation 610, thesecond encapsulation layer 620, and thethird encapsulation layer 630 may include an insulating material. Thesecond encapsulation layer 620 may include a material different from those of thefirst encapsulation layer 610 and thethird encapsulation layer 630. For example, thefirst encapsulation layer 610 and thethird encapsulation layer 630 may be inorganic insulating layers made of silicon nitride (SiNx) or silicon oxide (SiOx), and thesecond encapsulation layer 620 may be an organic insulating layer made of an organic insulating material. Accordingly, in the display device according to the embodiment of the present disclosure, damage to the light-emittingdevices 500 due to external moisture and impact may be effectively prevented. - A second
conductive pattern 320 may be located between theupper buffer layer 140 and thesecond semiconductor pattern 221 in each pixel area PA. The secondconductive pattern 320 may be in direct contact with thesecond semiconductor pattern 221. For example, the lower surface of thesecond semiconductor pattern 221 that faces thedevice substrate 100 may be in direct contact with the secondconductive pattern 320. The secondconductive pattern 320 may include a metal. Accordingly, in the display device according to the embodiment of the present disclosure, external light toward traveling thesecond semiconductor pattern 221 in each pixel area PA after passing through thedevice substrate 100 may be blocked by the secondconductive pattern 320 in the corresponding pixel area PA. For example, the secondconductive pattern 320 in each pixel area PA may have a larger size than thesecond semiconductor pattern 221 in the corresponding pixel area PA. - A work function of the second
conductive pattern 320 may be greater than that of thesecond semiconductor pattern 221. For example, thesecond semiconductor pattern 221 may include IGZO having a work function of 4.0 eV, and the secondconductive pattern 320 may include one of copper (Cu), molybdenum (Mo), nickel (Ni), cobalt (Co), and platinum (Pt) having a work function of 4.5 eV or more. A constant voltage may be applied to the secondconductive pattern 320. For example, the secondconductive pattern 320 may be electrically connected to a signal line supplying the negative supply voltage VSS. -
FIG. 5 is a work function graph for explaining a depletion region DR between thesecond semiconductor pattern 221 and the secondconductive pattern 320. As shown inFIGS. 4 and 5 , thesecond semiconductor pattern 221 may be in Schottky contact with the secondconductive pattern 320. That is, electrons of a rear portion of thesecond semiconductor pattern 221 that is located close to the secondconductive pattern 320 may be diffused to the secondconductive pattern 320 due to a Fermi-level difference between the secondconductive pattern 320 and thesecond semiconductor pattern 221, and a depletion region DR may be formed on the rear portion of thesecond semiconductor pattern 221 that is located close to the secondconductive pattern 320. InFIG. 5 , Evac is an energy level of electron in vacuum, EF is an energy level of electron in metal, Ec is an energy level of electron in semiconductor, Xs is an electron affinity, Φm is a work function in metal, and Φb=Φm−Xs. - Since electrons of the rear portion of the
semiconductor pattern 221 are diffused into the secondconductive pattern 320, the depletion region DR may mean a region in which electrons are not located. That is, parasitic capacitance due to the depletion region DR may be formed between the secondconductive pattern 320 and thesecond semiconductor pattern 221. The amount of change in the effective gate voltage of the second thin-film transistor T2 located in each pixel area PA may be determined by the following equation. Here, ΔVeff represents the amount of change in the effective gate voltage, ΔVGAT represents the amount of change in the voltage applied to thesecond gate electrode 223 in the corresponding pixel area PA, C1 represents capacitance of the parasitic capacitor formed between the secondconductive pattern 320 and thesecond semiconductor pattern 221 in the corresponding pixel area PA, C2 represents capacitance of the parasitic capacitor formed between thesecond semiconductor pattern 221 and thesecond gate electrode 223 in the corresponding pixel area PA, and CACT represents capacitance of the parasitic capacitor formed by the voltage applied to the second source region and the second drain region of thesecond semiconductor pattern 221 located in the corresponding pixel area PA. -
- Capacitance of a capacitor is inversely proportional to the distance between conductors constituting the corresponding capacitor. That is, C1 may be inversely proportional to the width of the depletion region DR formed in the corresponding pixel area PA, and C2 may be inversely proportional to the thickness of the upper
gate insulating layer 150 located in the corresponding pixel area PA. The width of the depletion region DR formed by Schottky contact may be much smaller than the thickness of the uppergate insulating layer 150 formed through a deposition process. That is, in the display device according to the embodiment of the present disclosure, the parasitic capacitor formed between the secondconductive pattern 320 and thesecond semiconductor pattern 221 in each pixel area PA has much larger capacitance than the parasitic capacitor formed between thesecond semiconductor pattern 221 and thesecond gate electrode 223 in the corresponding pixel area PA, and accordingly, the amount of change in the effective gate voltage of the second thin-film transistor T2 located in each pixel area PA may be reduced. In general, when the amount of change in an effective gate voltage of a thin-film transistor is reduced, an S-factor, which indicates an inverse ratio of a current change according to a change in voltage applied to a gate electrode of the corresponding thin-film transistor, is increased. Accordingly, in the display device according to the embodiment of the present disclosure, variation in the driving current depending on the voltage applied to thesecond gate electrode 223 of the second thin-film transistor T2 located in each pixel area PA may be reduced. Therefore, in the display device according to the embodiment of the present disclosure, occurrence of mura at low grayscale may be prevented. - In addition, in the display device according to the embodiment of the present disclosure, the S-factor of the second thin-film transistor T2 located in each pixel area PA may be increased without an increase in the thickness of the upper
gate insulating layer 160 located in the corresponding pixel area PA. Accordingly, in the display device according to the embodiment of the present disclosure, occurrence of mura at low grayscale may be prevented without a reduction in the on-current of the second thin-film transistor T2 located in each pixel area PA. Therefore, in the display device according to the embodiment of the present disclosure, low-power driving may be realized, whereby power consumption may be reduced. - As a result, the display device according to the embodiment of the present disclosure may include the light-emitting
device 500 and the pixel driving circuit DC, which are located in each pixel area PA. The pixel driving circuit DC includes the second thin-film transistor T2 which is electrically connected to the light-emittingdevice 500 and functions as a driving thin-film transistor. The secondconductive pattern 320 located under the second thin-film transistor T2 may be in direct contact with thesecond semiconductor pattern 221 of the second thin-film transistor T2, which includes an oxide semiconductor, and the negative supply voltage VSS may be applied to the secondconductive pattern 320, which includes a metal having a larger work function than that of thesecond semiconductor pattern 221. Accordingly, in the display device according to the embodiment of the present disclosure, the lower end portion of thesecond semiconductor pattern 221 that is located close to the secondconductive pattern 320 in each pixel area PA may include the depletion region DR, whereby the S-factor of the second thin-film transistor T2 may be increased without an increase in the thickness of the uppergate insulating layer 150. Therefore, in the display device according to the embodiment of the present disclosure, reduction in the on-current of the second thin-film transistor T2 located in each pixel area PA may be prevented, and occurrence of mura at low grayscale may be prevented. - The display device according to the embodiment of the present disclosure has been described as being configured such that the second
conductive pattern 320 in each pixel area PA has a larger size than thesecond semiconductor pattern 221 in the corresponding pixel area PA. However, in a display device according to another embodiment of the present disclosure, the secondconductive pattern 320 in each pixel area PA may overlap a portion of thesecond semiconductor pattern 221 located in the corresponding pixel area PA. For example, as shown inFIG. 6 , in the display device according to the other embodiment of the present disclosure, an edge of thesecond semiconductor pattern 221 located in each pixel area PA may be located outside the secondconductive pattern 320 located in the corresponding pixel area PA. The second channel region of thesecond semiconductor pattern 221 located in each pixel area PA may be located on the secondconductive pattern 320 in the corresponding pixel area PA. Each of the second source region and the second drain region of thesecond semiconductor pattern 221 located in each pixel area PA may include a region located outside the secondconductive pattern 320 located in the corresponding pixel area PA. Accordingly, in the display device according to the other embodiment of the present disclosure, it may be possible to prevent the resistances of the second source region and the second drain region located in each pixel area PA from being increased by the depletion region DR formed between thesecond semiconductor pattern 221 and the secondconductive pattern 320 in the corresponding pixel area PA. Therefore, in the display device according to the other embodiment of the present disclosure, image quality may be effectively improved. - The display device according to the embodiment of the present disclosure has been described as being configured such that the second
conductive pattern 320 in each pixel area PA has a single-layer structure made of a metal. However, in a display device according to still another embodiment of the present disclosure, the secondconductive pattern 320 in each pixel area PA may have a multilayer structure. For example, as shown inFIG. 7 , in the display device according to the still another embodiment of the present disclosure, the secondconductive pattern 320 in each pixel area PA may have a structure in which afirst pattern layer 321 and asecond pattern layer 322 are stacked one above another. Thesecond pattern layer 322 may be electrically connected to thefirst pattern layer 321. For example, thesecond pattern layer 322 may be in direct contact with the upper surface of thefirst pattern layer 321 that is opposite thedevice substrate 100. Thesecond pattern layer 322 may have a different composition ratio from thefirst pattern layer 321. Thesecond pattern layer 322 may include the same metal as thefirst pattern layer 321. For example, thefirst pattern layer 321 may be a metal layer made of molybdenum (Mo), and thesecond pattern layer 322 may be a conductive metal oxide layer made of molybdenum oxide (MoOx). - The
second semiconductor pattern 221 in each pixel area PA may be in direct contact with thesecond pattern layer 322 of the secondconductive pattern 320 located in the corresponding pixel area PA. For example, thesecond pattern layer 322 in each pixel area PA may have a larger work function than thesecond semiconductor pattern 221 in the corresponding pixel area PA. Accordingly, in the display device according to the still another embodiment of the present disclosure, thesecond semiconductor pattern 221 in each pixel area PA may be in Schottky contact with thesecond pattern layer 322 of the secondconductive pattern 320 located in the corresponding pixel area PA. That is, in the display device according to the still another embodiment of the present disclosure, the lower end portion of thesecond semiconductor pattern 221 located in each pixel area PA may include the depletion region DR formed by thesecond pattern layer 322 in the corresponding pixel area PA. Thefirst pattern layer 321 may be thicker than thesecond pattern layer 322. Accordingly, in the display device according to the still another embodiment of the present disclosure, the secondconductive pattern 320 may have sufficiently low resistance. Therefore, in the display device according to the still another embodiment of the present disclosure, the freedom of the configuration of the secondconductive pattern 320 located in each pixel area PA may be improved. - The display device according to the embodiment of the present disclosure has been described as being configured such that a constant voltage is applied to the second
conductive pattern 320 in each pixel area PA. However, as shown inFIG. 8 , in a display device according to yet another embodiment of the present disclosure, the secondconductive pattern 320 in each pixel area PA may be electrically connected to thesecond source electrode 227 in the corresponding pixel area PA. That is, in the display device according to the yet another embodiment of the present disclosure, the voltage applied to the secondconductive pattern 320 in each pixel area PA may correspond to the driving current generated by the second thin-film transistor T2 in the corresponding pixel area PA. The width of the depletion region DR formed between the secondconductive pattern 320 and thesecond semiconductor pattern 221 in each pixel area PA may be proportional to a difference in work function between the corresponding secondconductive pattern 320 and the correspondingsecond semiconductor pattern 221. That is, in the display device according to the yet another embodiment of the present disclosure, the configuration of each pixel driving circuit DC may be simplified without influencing the width of the depletion region DR formed in each pixel area PA. Accordingly, in the display device according to the yet another embodiment of the present disclosure, the freedom of the configuration of each pixel area PA may be improved. - In the display device according to the yet another embodiment of the present disclosure, the second
conductive pattern 320 electrically connected to thesecond source electrode 227 in each pixel area PA may be in direct contact with a portion of thesecond semiconductor pattern 221 located in the corresponding pixel area PA. For example, as shown inFIGS. 9 and 10 , the secondconductive pattern 320 that is in contact with the second channel region of thesecond semiconductor pattern 221 located in each pixel area PA is not disposed under the second source area and the second drain area in the corresponding pixel area PA. The secondconductive pattern 320 in each pixel area PA may include a separate region located outside thesecond semiconductor pattern 221 located in the corresponding pixel area PA. Thesecond source electrode 227 in each pixel area PA may be in direct contact with the secondconductive pattern 320 in the corresponding pixel area PA at a position outside thesecond semiconductor pattern 221 located in the corresponding pixel area PA. Accordingly, in the display device according to the yet another embodiment of the present disclosure, the configuration of each pixel driving circuit may be simplified, and it may be possible to prevent the resistances of the second source region and the second drain region located in each pixel area PA from being increased by the depletion region formed on the lower end portion of thesecond semiconductor pattern 221 located in the corresponding pixel area PA. - The display device according to the embodiment of the present disclosure has been described as being configured such that the pixel driving circuit DC in each pixel area PA includes two thin-film transistors T1 and T2. However, in a display device according to still yet another embodiment of the present disclosure, the pixel driving circuit DC in each pixel area PA may include one driving thin-film transistor and a plurality of switching thin-film transistors. For example, as shown in
FIG. 11 , in the display device according to the still yet another embodiment of the present disclosure, the pixel driving circuit DC in each pixel area PA may include six thin-film transistors T1, T2, T3, T4, T5, and T6 and one storage capacitor Cst. The first thin-film transistor T1 of each pixel driving circuit DC may be turned on in response to a second gate signal GL2 to supply the data signal to a third node N3. The third thin-film transistor T3 of each pixel driving circuit DC may be turned on in response to a first gate signal GL1 to diode-connect a first node N1 and a second node N2. The fourth thin-film transistor T4 of each pixel driving circuit DC may be turned on in response to a first emission control signal EM1 to supply a supply voltage applied through a power voltage supply line PL to the second node N2. The fifth thin-film transistor T5 of each pixel driving circuit DC may be turned on in response to a second emission control signal EM2 to electrically connect the third node N3 to a fifth node. The sixth thin-film transistor T6 of each pixel driving circuit DC may be turned on in response to the first gate signal GL1 to supply a reference voltage applied through a reference voltage supply line RL to the fourth node N4. The storage capacitor Cst of each pixel driving circuit DC may be electrically connected between the first node N1 and the fourth node N4. The second thin-film transistor T2 of each pixel driving circuit DC may generate a driving current corresponding to the data signal applied to the third node N3 using the supply voltage supplied to the second node N2. For example, the second thin-film transistor T2 of each pixel driving circuit DC may be a driving thin-film transistor. Accordingly, in the display device according to the still yet another embodiment of the present disclosure, the freedom of the configuration of each pixel driving circuit DC may be improved. - The display device according to the embodiment of the present disclosure has been described as being configured such that the storage capacitor Cst in each pixel area PA is formed simultaneously with formation of the first thin-film transistor T1 and the second thin-film transistor T2 in the corresponding pixel area PA. However, in a display device according to a further embodiment of the present disclosure, the storage capacitor Cst in each pixel area PA may be formed on a different layer from the thin-film transistors T1 and T2 in the corresponding pixel area PA. For example, as shown in
FIGS. 11 and 12 , in the display device according to the further embodiment of the present disclosure, the storage capacitor Cst located in each pixel area PA may have a structure in which afirst capacitor electrode 201 and asecond capacitor electrode 202 are stacked one above another, thefirst capacitor electrode 201 may be located between the lowergate insulating layer 120 and the lowerinterlayer insulating layer 130 in the corresponding pixel area PA, and thesecond capacitor electrode 202 may be located between the lowerinterlayer insulating layer 130 and theupper buffer layer 140 in the corresponding pixel area PA. Accordingly, in the display device according to the further embodiment of the present disclosure, the freedom of the configuration of the storage capacitor Cst located in each pixel area PA may be improved. - In the display device according to the further embodiment of the present disclosure, the storage capacitor Cst in each pixel area PA may further include a
third capacitor electrode 203, which is located between theupper buffer layer 140 and the uppergate insulating layer 150 in the corresponding pixel area PA. Thethird capacitor electrode 203 may include a conductorized region of an oxide semiconductor. For example, thethird capacitor electrode 203 in each pixel area PA may be formed simultaneously with formation of thesecond semiconductor pattern 221 in the corresponding pixel area PA. In each pixel area PA, thethird capacitor electrode 203 may be electrically connected to thefirst capacitor electrode 201 via acapacitor connection electrode 200. Accordingly, in the display device according to the further embodiment of the present disclosure, the capacitance of the storage capacitor Cst located in each pixel area PA may be increased. Therefore, in the display device according to the further embodiment of the present disclosure, the freedom of the configuration of each pixel driving circuit may be improved. - In the display device according to the further embodiment of the present disclosure, at least one thin-film transistor may be disposed between the second thin-film transistor T2 and the light-emitting
device 500 in each pixel area PA. For example, as shown inFIGS. 11 and 12 , in the display device according to the further embodiment of the present disclosure, the driving current generated by the second thin-film transistor T2 in each pixel area PA may be supplied to the light-emittingdevice 500 in the corresponding pixel area PA by the fifth thin-film transistor T5 in the corresponding pixel area PA. Theintermediate electrode 400 in each pixel area PA may pass through thefirst planarization layer 170 and may be in direct contact with afifth source electrode 257 of the fifth thin-film transistor T5 located in the corresponding pixel area PA, and thefirst electrode 510 in each pixel area PA may pass through thesecond planarization layer 180 and may be in direct contact with theintermediate electrode 400 in the corresponding pixel area PA. Afifth semiconductor pattern 251 of the fifth thin-film transistor T5 may include an oxide semiconductor. For example, in the display device according to the further embodiment of the present disclosure, a fifthconductive pattern 350 may be located between thedevice substrate 100 and thefifth semiconductor pattern 251 in each pixel area PA. The fifthconductive pattern 350 may be located on a different layer from the secondconductive pattern 320. For example, the fifthconductive pattern 350 may be located between the lowergate insulating layer 120 and the lowerinterlayer insulating layer 130. Accordingly, in the display device according to the further embodiment of the present disclosure, the freedom of the configuration of each pixel area PA may be improved. - As is apparent from the above description, the display device according to the present disclosure may include a conductive pattern, a light-emitting device, and a pixel driving circuit located in a pixel area of a device substrate. The pixel driving circuit electrically connected to the light-emitting device may include a driving semiconductor pattern located on the conductive pattern, the conductive pattern that is in contact with the driving semiconductor pattern may include a metal, and the conductive pattern may have a larger work function than the driving semiconductor pattern. That is, in the display device according to the present disclosure, the driving semiconductor pattern may be in Schottky contact with the conductive pattern. Accordingly, in the display device according to the present disclosure, it may be possible to increase an S-factor of a driving thin-film transistor including the driving semiconductor pattern without changing the thickness of an upper gate insulating layer covering the driving semiconductor pattern. Therefore, in the display device according to the present disclosure, occurrence of mura at low grayscale may be minimized or prevented without deterioration in brightness thereof. In addition, in the display device according to the present disclosure, low-power driving may be realized, whereby power consumption may be reduced.
- Those skilled in the art will understand that various modification and alternations are possible from the above description without departing from the technical idea of the present disclosure. Consequently, the technical scope of the present disclosure is defined by the appended claims, not by the detailed description of the present disclosure.
Claims (24)
1. A display device comprising:
a pixel driving circuit located on a device substrate, the pixel driving circuit comprising a driving thin-film transistor;
a conductive pattern located between the device substrate and the driving thin-film transistor, the conductive pattern comprising a metal; and
a light-emitting device located on the device substrate and electrically connected to the driving thin-film transistor,
wherein the driving thin-film transistor comprises a driving semiconductor pattern made of an oxide semiconductor,
wherein the driving semiconductor pattern is in contact with an upper surface of the conductive pattern, the upper surface being opposite the device substrate, and
wherein the metal of the conductive pattern has a larger work function than the oxide semiconductor of the driving semiconductor pattern.
2. The display device according to claim 1 , wherein the driving semiconductor pattern comprises a rear portion located adjacent to the conductive pattern, and the rear portion comprises a depletion region.
3. The display device according to claim 1 , wherein the conductive pattern is electrically connected to a driving source electrode of the driving thin-film transistor.
4. The display device according to claim 3 , wherein the conductive pattern comprises a region located outside the driving semiconductor pattern so as not to overlap with the driving semiconductor pattern, and
wherein the driving source electrode is in contact with the conductive pattern at the region located outside the driving semiconductor pattern.
5. The display device according to claim 1 , wherein the conductive pattern comprises a first pattern layer and a second pattern layer located on the first pattern layer,
wherein the driving semiconductor pattern is in contact with the second pattern layer, and
wherein the second pattern layer has a larger work function than the driving semiconductor pattern.
6. The display device according to claim 5 , wherein the second pattern layer is made of a conductive metal oxide.
7. The display device according to claim 6 , wherein the first pattern layer comprises a same metal as the second pattern layer.
8. The display device according to claim 1 , wherein the conductive pattern comprises one of copper, molybdenum, nickel, cobalt, and platinum.
9. The display device according to claim 1 , wherein the conductive pattern overlaps a first portion of the driving semiconductor pattern and does not overlap a second portion of the driving semiconductor pattern.
10. The display device according to claim 9 , wherein the driving semiconductor pattern comprises a channel region overlapping with the conductive pattern.
11. A display device comprising:
a first conductive pattern located on a device substrate;
an upper buffer layer located on the device substrate to cover the first conductive pattern;
a second conductive pattern located on the upper buffer layer, the second conductive pattern comprising a metal;
a pixel driving circuit located on the device substrate, the pixel driving circuit comprising a first thin-film transistor located on the first conductive pattern and a second thin-film transistor located on the second conductive pattern; and
a light-emitting device electrically connected to the second thin-film transistor,
wherein the second thin-film transistor comprises a semiconductor pattern made of an oxide semiconductor, and
wherein the semiconductor pattern of the second thin-film transistor is in Schottky contact with the second conductive pattern.
12. The display device according to claim 11 , wherein the second conductive pattern is electrically connected to a source electrode of the second thin-film transistor.
13. The display device according to claim 11 , wherein the first thin-film transistor comprises a semiconductor pattern located on a same layer as the second conductive pattern.
14. The display device according to claim 13 , wherein the semiconductor pattern of the first thin-film transistor comprises a same material as the semiconductor pattern of the second thin-film transistor.
15. The display device according to claim 13 , further comprising:
an upper gate insulating layer located on the upper buffer layer,
wherein the upper gate insulating layer covers the semiconductor pattern of the first thin-film transistor and the semiconductor pattern of the second thin-film transistor,
wherein each of the first thin-film transistor and the second thin-film transistor comprises a gate electrode located on the upper gate insulating layer, and
wherein the gate electrode of the second thin-film transistor is located on a same layer as the gate electrode of the first thin-film transistor.
16. A thin film transistor for driving a light-emitting element of a display device, the thin film transistor comprising:
an oxide semiconductor pattern including oxide semiconductor material;
a gate insulation layer disposed on a first side of the oxide semiconductor pattern;
a gate electrode disposed on the gate insulation layer;
a first electrode electrically connected to the oxide semiconductor pattern;
a second electrode electrically connected to the oxide semiconductor pattern, the second electrode electrically connected to the light-emitting element such that the thin film transistor drives current through the light-emitting element;
a conductive pattern disposed directly on and in contact with a second side of the oxide semiconductor pattern, the conductive pattern having a first work function greater than a second work function of the oxide semiconductor pattern.
17. The thin film transistor of claim 16 , wherein the conductive pattern is electrically coupled to a DC voltage or the second electrode.
18. The thin film transistor of claim 16 , wherein:
the oxide semiconductor pattern includes a source region, a drain region, and a channel region between the source region and the drain region, the source region and the drain region including the oxide semiconductor material doped with a dopant, and the channel region including the oxide semiconductor material free of the dopant,
the conductive pattern extends shorter than edges of the oxide semiconductor region, and
the conductive pattern overlaps with the channel region but does not overlap with the source region or the drain region.
19. The thin film transistor of claim 18 ,
wherein the conductive pattern extends shorter than edges of the oxide semiconductor region; and
wherein the oxide semiconductor region has stepped shapes.
20. The thin film transistor of claim 16 , wherein the conductive pattern overlaps with the entire oxide semiconductor pattern and extends beyond edges of the oxide semiconductor pattern.
21. The thin film transistor of claim 16 , further comprising another conductive pattern disposed beyond edges of the oxide semiconductor pattern, the source electrode electrically connected to the another conductive pattern.
22. The thin film transistor of claim 16 ,
wherein the conductive pattern comprises a first conductive pattern layer and a second conductive pattern layer disposed on the first conductive pattern layer,
wherein the oxide semiconductor pattern is in direct contact with the second conductive pattern layer, and
wherein the second conductive pattern layer has the first work function greater than the second work function of the oxide semiconductor pattern.
23. The thin film transistor of claim 22 , wherein the second conductive pattern layer comprises a conductive metal oxide.
24. The thin film transistor of claim 16 , wherein the conductive pattern comprises one of copper, molybdenum, nickel, cobalt, and platinum.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020220161351A KR20240078798A (en) | 2022-11-28 | Display apparatus having an oxide semiconductor | |
KR10-2022-0161351 | 2022-11-28 |
Publications (1)
Publication Number | Publication Date |
---|---|
US20240178209A1 true US20240178209A1 (en) | 2024-05-30 |
Family
ID=91142672
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US18/465,707 Pending US20240178209A1 (en) | 2022-11-28 | 2023-09-12 | Display Device Including Oxide Semiconductor |
Country Status (2)
Country | Link |
---|---|
US (1) | US20240178209A1 (en) |
CN (1) | CN118102790A (en) |
-
2023
- 2023-09-12 US US18/465,707 patent/US20240178209A1/en active Pending
- 2023-09-26 CN CN202311254978.6A patent/CN118102790A/en active Pending
Also Published As
Publication number | Publication date |
---|---|
CN118102790A (en) | 2024-05-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN101997025B (en) | Organic light emitting diode display and method of manufacturing the same | |
US6940214B1 (en) | Electroluminescence display device | |
CN107464819B (en) | Light-emitting panel | |
US11075221B2 (en) | Thin-film transistor substrate having overlapping thin-film transistor | |
US10886409B2 (en) | Display backplate and fabrication method thereof, display panel and display device | |
CN111668237B (en) | Display substrate, preparation method thereof, driving method thereof and display device | |
US20130277660A1 (en) | Thin film transistor and flat panel display device having the same | |
US10937813B2 (en) | Active matrix substrate, liquid crystal display device, organic electroluminescent display device and method for producing active matrix substrate | |
JP2001109404A (en) | El display device | |
US8633479B2 (en) | Display device with metal oxidel layer and method for manufacturing the same | |
CN110729313A (en) | Display panel, display panel preparation method and display device | |
US20190123119A1 (en) | Organic el display apparatus and active matrix substrate | |
US20090206421A1 (en) | Organic light emitting display and manufacturing method thereof | |
JP2001100654A (en) | El display device | |
US20230157089A1 (en) | Display Apparatus | |
US8669700B2 (en) | Organic light emitting diode display including source and drain electrodes separated from a gate electrode | |
JP2001100655A (en) | El display device | |
CN114256314A (en) | Display substrate, preparation method thereof and display device | |
CN112086485A (en) | Display device | |
US20230189580A1 (en) | Display Apparatus Having an Oxide Semiconductor | |
US20240178209A1 (en) | Display Device Including Oxide Semiconductor | |
US8309964B2 (en) | Thin film transistor, method of manufacturing the thin film transistor and organic light emitting display device having the thin film transistor | |
JP2018110184A (en) | Semiconductor device and manufacturing method thereof | |
US20240194126A1 (en) | Display apparatus including light emitting device and pixel driving circuit | |
US20240074235A1 (en) | Display Apparatus Having an Oxide Semiconductor |