US20240162166A1 - Thermal interface material having different thicknesses in packages - Google Patents
Thermal interface material having different thicknesses in packages Download PDFInfo
- Publication number
- US20240162166A1 US20240162166A1 US18/422,550 US202418422550A US2024162166A1 US 20240162166 A1 US20240162166 A1 US 20240162166A1 US 202418422550 A US202418422550 A US 202418422550A US 2024162166 A1 US2024162166 A1 US 2024162166A1
- Authority
- US
- United States
- Prior art keywords
- device die
- metal cap
- thermal interface
- interface material
- thickness
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000000463 material Substances 0.000 title claims abstract description 58
- 229910052751 metal Inorganic materials 0.000 claims abstract description 70
- 239000002184 metal Substances 0.000 claims abstract description 70
- 239000000758 substrate Substances 0.000 claims description 34
- 238000000465 moulding Methods 0.000 claims description 8
- 150000001875 compounds Chemical class 0.000 claims description 5
- 239000008393 encapsulating agent Substances 0.000 claims 4
- 238000000034 method Methods 0.000 description 17
- 230000015572 biosynthetic process Effects 0.000 description 12
- 239000000945 filler Substances 0.000 description 8
- 229910000679 solder Inorganic materials 0.000 description 8
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 7
- 239000004065 semiconductor Substances 0.000 description 7
- 239000002131 composite material Substances 0.000 description 6
- 229910052710 silicon Inorganic materials 0.000 description 6
- 239000010703 silicon Substances 0.000 description 6
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 5
- 239000004593 Epoxy Substances 0.000 description 4
- 229910052802 copper Inorganic materials 0.000 description 4
- 239000010949 copper Substances 0.000 description 4
- 238000005336 cracking Methods 0.000 description 4
- 238000001723 curing Methods 0.000 description 4
- 230000032798 delamination Effects 0.000 description 4
- 238000000227 grinding Methods 0.000 description 4
- 229910052759 nickel Inorganic materials 0.000 description 4
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 3
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 3
- 239000002313 adhesive film Substances 0.000 description 3
- 229910001092 metal group alloy Inorganic materials 0.000 description 3
- 229920000642 polymer Polymers 0.000 description 3
- KDLHZDBZIXYQEI-UHFFFAOYSA-N Palladium Chemical compound [Pd] KDLHZDBZIXYQEI-UHFFFAOYSA-N 0.000 description 2
- 229910052782 aluminium Inorganic materials 0.000 description 2
- 238000002474 experimental method Methods 0.000 description 2
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 2
- 229910052737 gold Inorganic materials 0.000 description 2
- 239000010931 gold Substances 0.000 description 2
- 238000007654 immersion Methods 0.000 description 2
- 238000003801 milling Methods 0.000 description 2
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 description 2
- 229920005989 resin Polymers 0.000 description 2
- 239000011347 resin Substances 0.000 description 2
- 239000012798 spherical particle Substances 0.000 description 2
- 238000001029 thermal curing Methods 0.000 description 2
- 229910052582 BN Inorganic materials 0.000 description 1
- PZNSFCLAULLKQX-UHFFFAOYSA-N Boron nitride Chemical compound N#B PZNSFCLAULLKQX-UHFFFAOYSA-N 0.000 description 1
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 1
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 1
- HMDDXIMCDZRSNE-UHFFFAOYSA-N [C].[Si] Chemical compound [C].[Si] HMDDXIMCDZRSNE-UHFFFAOYSA-N 0.000 description 1
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 1
- 239000000853 adhesive Substances 0.000 description 1
- 230000001070 adhesive effect Effects 0.000 description 1
- 230000002411 adverse Effects 0.000 description 1
- 229910045601 alloy Inorganic materials 0.000 description 1
- 239000000956 alloy Substances 0.000 description 1
- 230000004075 alteration Effects 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 238000005452 bending Methods 0.000 description 1
- 239000003990 capacitor Substances 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- PMHQVHHXPFUNSP-UHFFFAOYSA-M copper(1+);methylsulfanylmethane;bromide Chemical compound Br[Cu].CSC PMHQVHHXPFUNSP-UHFFFAOYSA-M 0.000 description 1
- 229910003460 diamond Inorganic materials 0.000 description 1
- 239000010432 diamond Substances 0.000 description 1
- 239000003989 dielectric material Substances 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- CPLXHLVBOLITMK-UHFFFAOYSA-N magnesium oxide Inorganic materials [Mg]=O CPLXHLVBOLITMK-UHFFFAOYSA-N 0.000 description 1
- 239000000395 magnesium oxide Substances 0.000 description 1
- AXZKOIWUVFPNLO-UHFFFAOYSA-N magnesium;oxygen(2-) Chemical compound [O-2].[Mg+2] AXZKOIWUVFPNLO-UHFFFAOYSA-N 0.000 description 1
- 239000007769 metal material Substances 0.000 description 1
- 230000003278 mimic effect Effects 0.000 description 1
- 238000012858 packaging process Methods 0.000 description 1
- 229910052763 palladium Inorganic materials 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 239000000843 powder Substances 0.000 description 1
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 1
- 229910010271 silicon carbide Inorganic materials 0.000 description 1
- 239000000377 silicon dioxide Substances 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
- 229910052709 silver Inorganic materials 0.000 description 1
- 239000004332 silver Substances 0.000 description 1
- 229910001220 stainless steel Inorganic materials 0.000 description 1
- 239000010935 stainless steel Substances 0.000 description 1
- 239000003351 stiffener Substances 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- 238000001721 transfer moulding Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/373—Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/562—Protection against mechanical damage
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
- H01L21/4853—Connection or disconnection of other leads to or from a metallisation, e.g. pins, wires, bumps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
- H01L21/4857—Multilayer substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
- H01L21/486—Via connections through the substrate with or without pins
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4871—Bases, plates or heatsinks
- H01L21/4882—Assembly of heatsink parts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/563—Encapsulation of active face of flip-chip device, e.g. underfilling or underencapsulation of flip-chip, encapsulation preform on chip or mounting substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/565—Moulds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3114—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed the device being a chip scale package, e.g. CSP
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
- H01L23/3128—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3135—Double encapsulation or coating and encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/367—Cooling facilitated by shape of device
- H01L23/3675—Cooling facilitated by shape of device characterised by the shape of the housing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/373—Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
- H01L23/3733—Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon having a heterogeneous or anisotropic structure, e.g. powder or fibres in a matrix, wire mesh, porous structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/373—Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
- H01L23/3736—Metallic materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/373—Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
- H01L23/3737—Organic materials with or without a thermoconductive filler
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/40—Mountings or securing means for detachable cooling or heating arrangements ; fixed by friction, plugs or springs
- H01L23/4006—Mountings or securing means for detachable cooling or heating arrangements ; fixed by friction, plugs or springs with bolts or screws
- H01L23/4012—Mountings or securing means for detachable cooling or heating arrangements ; fixed by friction, plugs or springs with bolts or screws for stacked arrangements of a plurality of semiconductor devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49822—Multilayer substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49827—Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49838—Geometry or layout
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0655—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00 the devices being arranged next to each other
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/18—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different subgroups of the same main group of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/50—Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/13147—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/13155—Nickel [Ni] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16227—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/2612—Auxiliary members for layer connectors, e.g. spacers
- H01L2224/26152—Auxiliary members for layer connectors, e.g. spacers being formed on an item to be connected not being a semiconductor or solid-state body
- H01L2224/26175—Flow barriers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
- H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73253—Bump and layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8338—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/83385—Shape, e.g. interlocking features
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/83909—Post-treatment of the layer connector or bonding area
- H01L2224/83951—Forming additional members, e.g. for reinforcing, fillet sealant
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
- H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
- H01L2224/9222—Sequential connecting processes
- H01L2224/92222—Sequential connecting processes the first connecting process involving a bump connector
- H01L2224/92225—Sequential connecting processes the first connecting process involving a bump connector the second connecting process involving a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/93—Batch processes
- H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/367—Cooling facilitated by shape of device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/93—Batch processes
- H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/1015—Shape
- H01L2924/10155—Shape being other than a cuboid
- H01L2924/10158—Shape being other than a cuboid at the passive surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1517—Multilayer substrate
- H01L2924/15172—Fan-out arrangement of the internal vias
- H01L2924/15174—Fan-out arrangement of the internal vias in different layers of the multilayer substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/161—Cap
- H01L2924/1615—Shape
- H01L2924/16152—Cap comprising a cavity for hosting the device, e.g. U-shaped cap
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/161—Cap
- H01L2924/163—Connection portion, e.g. seal
- H01L2924/164—Material
- H01L2924/165—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
- H01L2924/1815—Shape
- H01L2924/1816—Exposing the passive side of the semiconductor or solid-state body
- H01L2924/18161—Exposing the passive side of the semiconductor or solid-state body of a flip chip
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/35—Mechanical effects
- H01L2924/351—Thermal stress
- H01L2924/3512—Cracking
- H01L2924/35121—Peeling or delaminating
Definitions
- device dies are first bonded to an interposer, which is further bonded to a package substrate to form a package.
- the heat generated in the device dies during their operation needs to be dissipated.
- the substrates of the device dies are attached to a metal lid, which helps dissipate heat, and also acts as a stiffener. Accordingly, the heat generated in the device dies is spread to the metal lid.
- a heat sink may be attached to the metal lid to further dissipate the heat conducted to the metal lid.
- the attachment of the device dies to the metal lid is through a Thermal Interface Material (TIM), which may include an epoxy-based material. Since the TIM has relatively low thermal conductivity, it is preferred that the TIM is thin so that the TIM does not introduce too much thermal resistance between the device dies and the metal lid.
- TIM Thermal Interface Material
- FIGS. 1 through 7 A and 7 B illustrate the cross-sectional views of intermediate stages in the formation of packages in accordance with some embodiments.
- FIGS. 8 A, 8 B, 9 A, and 9 B illustrate the cross-sectional views and a top view of intermediate stages in the formation of packages in accordance with some embodiments.
- FIGS. 10 A through 10 E illustrate the top views of some packages in accordance with some embodiments.
- FIG. 11 illustrates a process flow for forming a package in accordance with some embodiments.
- first and second features are formed in direct contact
- additional features may be formed between the first and second features, such that the first and second features may not be in direct contact
- present disclosure may repeat reference numerals and/or letters in the various examples. This repetition is for the purpose of simplicity and clarity and does not in itself dictate a relationship between the various embodiments and/or configurations discussed.
- first and second features are formed in direct contact
- additional features may be formed between the first and second features, such that the first and second features may not be in direct contact
- present disclosure may repeat reference numerals and/or letters in the various examples. This repetition is for the purpose of simplicity and clarity and does not in itself dictate a relationship between the various embodiments and/or configurations discussed.
- spatially relative terms such as “underlying,” “below,” “lower,” “overlying,” “upper” and the like, may be used herein for ease of description to describe one element or feature's relationship to another element(s) or feature(s) as illustrated in the figures.
- the spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures.
- the apparatus may be otherwise oriented (rotated 90 degrees or at other orientations) and the spatially relative descriptors used herein may likewise be interpreted accordingly.
- a package including a metal cap, device dies, and the methods of forming the same are provided in accordance with various exemplary embodiments.
- the intermediate stages of forming the package are illustrated.
- the variations of some embodiments are discussed.
- like reference numbers are used to designate like elements.
- FIGS. 1 through 7 A illustrate the cross-sectional views of intermediate stages in the formation of a package in accordance with some embodiments of the present disclosure. The steps shown in FIGS. 1 through 7 A are also reflected schematically in the process flow shown in FIG. 11 .
- FIG. 1 illustrates a cross-sectional view of package component 20 , which may be an interposer wafer, a package substrate strip, a device die wafer, or a package.
- Package component 20 includes a plurality of package components 40 , which may be identical to each other.
- Package components 40 may be device chips (also known as dies when sawed apart, which may or may not include active and/or passive devices), package substrates, packages, or the like.
- package components 40 are alternatively referred to as interposers 40 hereinafter, while they may be other types of package components as discussed above.
- package component 20 includes substrate 22 , which may be a semiconductor substrate such as a silicon substrate. Substrate 22 may also be formed of another semiconductor material such as silicon germanium, silicon carbon, or the like. In accordance with some embodiments, active devices such as transistors (not shown) are formed at surface 22 A of semiconductor substrate 22 . Passive devices (not shown) such as resistors and/or capacitors may also be formed in package component 20 . In accordance with alternative embodiments of the present disclosure, substrate 22 may be a semiconductor substrate or a dielectric substrate, and the respective package component does not include active devices therein. In accordance with these embodiments, package component 20 may, or may not, include passive devices formed therein.
- TVs 24 which are alternatively referred to as metal posts, may be formed to extend from top surface 22 A of substrate 22 into substrate 22 .
- TVs 24 are also sometimes referred as through-substrate vias or through-silicon vias when substrate 22 is a silicon substrate.
- Interconnect structure 28 is formed over substrate 22 , and is used to electrically connect to the integrated circuit devices, if any, and TVs 24 .
- Interconnect structure 28 may include a plurality of dielectric layers 30 .
- Metal lines 32 are formed in dielectric layers 30 .
- Vias 34 are formed between, and interconnecting, the overlying and underlying metal lines 32 .
- dielectric layers 30 are formed of silicon oxide, silicon nitride, silicon carbide, silicon oxynitride, combinations thereof, and/or multi-layers thereof.
- dielectric layers 30 may include one or more low-k dielectric layer having a low dielectric constant(s) (k value(s)).
- the k values of the low-k dielectric materials in dielectric layers 30 may be lower than about 3.0, or lower than about 2.5, for example.
- Electrical connectors 38 are formed at the top surface of package component 20 .
- electrical connectors 38 include metal pillars, wherein solder caps may be, or may not be, formed on the top surfaces of the metal pillars.
- electrical connectors 38 comprise solder regions.
- electrical connectors 38 may be copper pillar bump, solder bumps or composite bumps including copper posts, nickel layers, solder caps, Electro-less Nickel Immersion Gold (ENIG), Electro-less Nickel Electro-less Palladium Immersion Gold (ENEPIG), and/or the like, and/or a combination thereof.
- Package components 44 are bonded to package component 20 , for example, through flip-chip bonding. The respective step is illustrated as step 202 in the process flow 200 as shown in FIG. 11 . Electrical connectors 38 thus electrically couple the circuits in package components 44 to metal lines 32 and TVs 24 in package component 20 .
- Package components 44 may be device dies including logic circuits, memory circuits, or the like. Accordingly, package components 44 are alternatively referred to as device dies 44 hereinafter. Alternatively, package components 44 may be packages that include dies bonded to the respective interposers, package substrates, and/or the like. A reflow is performed to bond device dies 44 to interposers 40 when electrically connectors 38 include solder regions.
- each of interposers 40 there may be one, two, three, or more device dies 44 bonded thereon.
- device dies 44 include semiconductor substrates, which may be silicon substrates in accordance with some embodiments of the present disclosure. Accordingly, the top surfaces 44 A of device dies 44 may be the surfaces of a semiconductor material such as silicon.
- Underfill 46 may include a polymer or an epoxy, which is used to protect electrical connectors 38 from stress.
- Underfill 46 may also be a molding underfill, which is dispensed when device dies 44 are encapsulated in the step shown in FIG. 2 , wherein the same molding underfill is used as both underfill 46 and encapsulating material 48 in FIG. 2 .
- encapsulating material 48 is encapsulated on device dies 44 and package component 20 , for example, using compress molding, transfer molding, or the like.
- the respective step is illustrated as step 204 in the process flow 200 as shown in FIG. 11 .
- encapsulating material 48 includes a molding compound, which includes a base material and fillers mixed in the base material.
- the base material may include a polymer, a resin, an epoxy, and/or the like.
- the fillers may be formed of spherical particles of silica, aluminum oxide, or the like.
- a curing step is performed to cure and solidify encapsulating material 48 , wherein the curing may be a thermal curing, a Ultra-Violet (UV) curing, or the like.
- the curing may be a thermal curing, a Ultra-Violet (UV) curing, or the like.
- device dies 44 are buried in encapsulating material 48 .
- a planarization step such as Chemical Mechanical Polish (CMP) or mechanical grinding is performed to remove excess portions of encapsulating material 48 , which excess portions are over the top surfaces 44 A of device dies 44 .
- CMP Chemical Mechanical Polish
- the respective step is illustrated as step 206 in the process flow 200 as shown in Figure ii.
- the resulting structure is shown in FIG. 3 . Accordingly, top surface 44 A of the substrates in device dies 44 are exposed, and are coplanar with top surface 48 A of encapsulating material 48 .
- FIG. 4 illustrates the formation of the backside structure of package component 20 .
- the respective step is illustrated as step 208 in the process flow 200 as shown in Figure ii.
- a backside grinding is performed on the backside of substrate 22 to thin substrate 22 , until TVs 24 are exposed.
- Dielectric layer (or dielectric layers) 50 is formed on the backside of semiconductor substrate 22 .
- RDLs 52 may be formed in dielectric layers 50 .
- Electrical connectors 54 are also formed on the backside of package component 20 and electrically coupled to TVs 24 .
- electrical connectors 54 are solder region.
- electrical connectors 54 may include metal pads, metal bumps, solder caps, or the like.
- the package shown in FIG. 4 is referred to as composite wafer 61 .
- a singulation is performed on composite wafer 61 along scribe lines 25 / 27 to saw the package shown in FIG. 4 into a plurality of packages 58 , each including a stack of package components.
- the respective step is also illustrated as step 208 in the process flow 200 as shown in Figure ii.
- Each of the resulting packages 58 includes one of the interposer 40 and the corresponding device dies 44 bonded thereon.
- a top view of an exemplary package 58 is shown in FIG. 10 A .
- encapsulating material 48 includes portions encircling device dies 44 , and a portion between neighboring device dies 44 .
- FIG. 5 illustrates the bonding of package 58 to package component 60 , for example, through electrical connectors 54 .
- the respective step is illustrated as step 210 in the process flow 200 as shown in FIG. 11 .
- Package component 60 may be a package substrate, a Printed Circuit Board (PCB), or the like.
- Package component 60 may include electrical connectors (such as metal pads 64 and solder regions 66 ) formed on the opposite sides of package component 60 .
- the electrical connectors on the opposite sides of package component 60 are electrically inter-coupled through metal lines and vias (not shown) formed inside package component 60 .
- Underfill 62 may be dispensed into the gap between package 58 and package component 60 , and cured. In accordance with some embodiments, underfill 62 also has some outer portions outside of the gap, which portions contact the outer sidewalls of package 58 .
- the outer portions of underfill 62 may or may not contact encapsulating material 48 .
- FIGS. 6 and 7 illustrate the adhesion of metal cap 70 onto the top surface of package component 60 .
- metal cap 70 is formed of a metal or a metal alloy, which has a high thermal conductivity, for example, higher than about wo W/m*K.
- the material of metal cap 70 includes a metal or a metal alloy.
- metal cap 70 may be formed of a metal or a metal alloy selected from Al, Cu, Ni, Co, stainless steel, and alloys thereof.
- the entire metal cap 70 is an integrated piece formed of the same homogenous metallic material. Accordingly, there may not be a distinguishable interface to separate different portions of metal cap 70 .
- Metal cap 70 includes top portion 70 A and ring portion (skirt portion) 70 B extending down from the bottom surface of top portion 70 A. It is appreciated that top portion 70 A and ring portion 70 B may not have any distinguishable interface therebetween. Ring portion 70 B, when viewed in a top view of metal cap 70 , may form a full ring (as shown in FIGS. 10 A through 10 E), wherein the region encircled by ring portion 70 B is large enough to accommodate package 58 .
- Top portion 70 A has top surface 70 TS, which may be a planar top surface that extends throughout the entire top portion 70 A.
- Top portion 70 A also has bottom surface 70 BS- 1 , which may be the lowest surface in accordance with some embodiments.
- Bottom surface 70 BS- 1 may be parallel to the top surface 70 TS, and the top-view area of bottom surface 70 BS- 1 is greater than 50 percent, and may be greater than about 80 percent of the top-view area of metal cap 70 .
- Recesses 72 are formed to extend from bottom surface 70 BS- 1 of top portion 70 A into top portion 70 A.
- the respective step is illustrated as step 212 in the process flow 200 as shown in FIG. 11 .
- Recesses 72 may be formed through milling, coining, cutting, sawing, grinding, etching, or the like. Alternatively, recesses 72 exist when metal cap 70 is formed, rather than being formed later. Accordingly, the step 212 in FIG. 11 is illustrated using a dashed box to represent that this step may not need to be performed.
- bottom surfaces 70 BS- 2 of top portion 70 A are also exposed.
- bottom surfaces 70 BS- 2 are planar and are parallel to top surface 70 TS.
- bottom surfaces 70 BS- 2 are straight but slanted, as schematically illustrated by dashed lines 70 BS- 2 ′, wherein portions of the recesses 72 closer to ring portion 70 B are increasingly deeper than the portions closer to the center 70 C of metal cap 70 .
- recess 74 is further formed to extend from bottom surface 70 BS- 1 of metal cap 70 into metal cap 70 .
- FIG. 10 A illustrates an exemplary recess 74 , which extends from one side portion of ring portion 70 B to the opposite side portion. The count and the position of recess 74 are related to the number of device dies 44 and their positions, as will be discussed in subsequent paragraphs.
- recess 74 is not formed, and the entire bottom surface of metal cap 70 , other than where recesses 72 are formed, is coplanar. Accordingly, recesses 74 are marked as dashed in FIGS. 10 A through 10 E to indicate that they may, or may not, be formed.
- depths D 1 of recesses 72 may be substantially uniform, or may be varying depending on where they are measured. In accordance with some embodiments of the present disclosure, depth D 1 of recesses 72 is greater than about 10 ⁇ m or greater than about 20 ⁇ m, and may be in the range between about 30 ⁇ m and about 70 ⁇ m, wherein depth D 1 is the maximum depth of recesses 72 if the depths D 1 of recesses 72 are not uniform. It is appreciated that depth D 1 of recesses 72 is related to the thickness of top portion 70 A, and the greater the thickness of top portion 70 A, the deeper the recesses 72 can be. In an exemplary embodiment of the present disclosure, thickness T 1 of top portion 70 A is in the range between about 0.5 mm and about 3 mm.
- Adhesive film 76 is adhered to the bottom surface of ring portion 70 B. In the bottom view of metal cap 70 , adhesive film 76 may have the shape of a full ring.
- Thermal Interface Material (TIM) 78 is dispensed on the top of device dies 44 and encapsulating material 48 . The respective step is illustrated as step 214 in the process flow 200 as shown in FIG. 11 .
- TIM 78 has a good thermal conductivity, which may be greater than about 2 W/m*K, and may be equal to, or higher than, about 10 W/m*K or 50 W/m*K.
- TIM 78 may include a polymer, resin, or epoxy as a base material, and a filler to improve its thermal conductivity.
- the filler may include a dielectric filler such as aluminum oxide, magnesium oxide, aluminum nitride, boron nitride, and diamond powder.
- the filler may also be a metal filler such as silver, copper, aluminum, or the like.
- the filler may be in the form of spherical particles.
- Metal cap 70 is pushed against package component 60 , as represented by arrow 80 , so that metal cap 70 is adhered to package component 60 through adhesive film 76 .
- the respective step is illustrated as step 216 in the process flow 200 as shown in Figure ii.
- the resulting package is referred to as package 100 hereinafter.
- the bottom surfaces 70 BS- 1 and 70 BS- 2 are also pushed against TIM 78 , so that the portion of TIM 78 directly over device dies 44 and encapsulating material 48 have top surfaces in contact with bottom surfaces 70 BS- 1 and 70 BS- 2 .
- the resulting structure is shown in FIG. 7 A .
- TIM 78 is then cured and solidified, for example, in a thermal curing process.
- TIM 78 includes majority portion(s) 78 A (thinner portions) having thickness T 2 , and corner portions 78 B (thicker portions) having thickness T 3 greater than thickness T 2 .
- TIM portions 78 B include the portions extending into recesses 72 and the portions directly underlying recesses 72 .
- TIM 78 thus may also be conceived as having a planar thinner portion expanding throughout device dies 44 and encapsulating material 48 , and protruding portions protruding from the planar thinner portion up into recesses 72 and 74 .
- thickness T 2 is smaller than about 90 ⁇ m, and may be in the range between about 50 ⁇ m and about 90 ⁇ m.
- Thickness difference (T 3 ⁇ T 2 ) may be greater than about 10 ⁇ m or greater than about 20 ⁇ m, and may be in the range between about 30 ⁇ m and about 70 ⁇ m.
- the entire portion of the TIM 78 directly over device dies 44 and encapsulating material 48 will have thickness T 2 , which is small.
- the package may experience multiple thermal circles, causing the bending of metal cap 70 , TIM 78 , and package 58 . Delamination and cracking thus may occur between TIM 78 and the underlying device dies 44 . The delamination and cracking is also severe at the corners of package 58 since the stress in these regions is higher than in other regions. By making the portions of TIM 78 to be thicker at the corners, its ability of absorbing stress is improved, and the delamination and cracking are less likely to occur.
- FIG. 10 A illustrates the top view of package wo in accordance with various embodiments, wherein the cross-sectional view shown in FIG. 7 A may be obtained from the plane containing line C-C as shown in FIGS. 10 A through 10 E .
- FIG. 10 A as an example, the relative positions and the sizes of recesses 72 (relative to ring portion 70 B and package 58 ) are illustrated.
- recesses 72 extend from ring portion 70 B toward center 70 C of metal cap 70 .
- Recesses 72 cover at least corner portions of package 58 .
- recesses 72 cover the corner portions of both device dies 44 and encapsulating material 48 .
- recesses 72 cover the corner portions of encapsulating material 48 , but do not extend directly over the corner portions of device dies 44 , wherein dashed lines 82 schematically illustrate the inner edges of the respective recesses 72 .
- recess 74 is formed directly over the gap between neighboring device dies 44 .
- Recess 74 may extend all the way to the opposite side portions (the illustrated top side portion and bottom side portion) of ring portion 70 B.
- the width of recess 74 may be equal to, smaller than, or greater than the width of the gap between device dies 44 . Accordingly, referring to FIG. 7 A , recess 74 may be limited in the region directly over the gap between device dies 44 , or expand laterally to cover the edge portions of device dies 44 .
- TIM 78 Due to the formation of recess 74 , TIM 78 also has a thick portion directly over the gap between device dies 44 , and hence a greater volume of TIM 78 is provided to buffer the stress in this region.
- the thickness T 4 of the portion of TIM 78 directly over the gap may be greater than, equal to, or smaller than thickness T 3 .
- the inner edges of recesses 72 are curved, which may help release stress.
- the inner edges of recesses 72 are straight and vertical.
- FIGS. 8 A, 8 B, 9 A, and 9 B illustrate cross-sectional views of intermediate stages in the formation of packages 100 in accordance with some embodiments of the present disclosure. These embodiments are similar to the embodiments shown in FIGS. 1 through 7 A / 7 B, except recesses are formed to extend into package 58 , rather than into top portion 70 A of metal cap 70 . Unless specified otherwise, the materials and the formation methods of the components in these embodiments are essentially the same as the like components, which are denoted by like reference numerals in the embodiments shown in FIGS. 1 through 7 A / 7 B. The details regarding the formation process and the materials of the components shown in FIGS. 8 A, 8 B, 9 A, and 9 B may thus be found in the discussion of the embodiments shown in FIGS. 1 through 7 A / 7 B.
- recesses 72 ′ and 74 ′ are formed extending into composite wafer 61 .
- Recesses 72 ′ and 74 ′ may be formed by cutting (using a blade), milling, grinding, or the like, wherein the top corner portions of dies 44 and encapsulating material 48 are removed. Accordingly, the formation of recesses 72 ′ and 74 ′ may be performed at the wafer level, and recesses 72 ′ extend into neighboring packages 58 .
- FIG. 8 B illustrates a top view of composite wafer 61 , which includes un-singulated packages 58 separated from each other by scribe lines 25 and 27 .
- recesses 72 ′ may be formed as discrete recesses, each located at a joint of four packages 58 .
- Each of the recesses 72 ′ may cross one of scribe lines 25 and one of scribe lines 27 , and may extend over device dies 44 (not shown in FIG. 8 B , refer to FIG. 10 A ).
- Recesses 74 ′ may be formed as long strip-shaped recesses, each crossing an entire column of packages 58 .
- TIM 78 includes thinner portions 78 A and thicker portions 78 B having thicknesses T 2 and T 3 , respectively.
- TIM 78 can be considered as having a planar portion expanding over the entire package 58 , and protruding portions protruding from the planar portion down into the recesses 72 ′ and 74 ′ in package 58 . As shown in FIG.
- FIG. 9 A the bottom surfaces of the protruding portions of TIM 78 may be planar and parallel to top surface 70 TS of top portion 70 A of metal cap 70 .
- FIG. 9 B illustrates an embodiment wherein the bottom surfaces of recesses 72 ′ are slanted, and possibly straight or curved.
- the package 100 as shown in FIG. 9 B may be formed using essentially the same method as shown in FIGS. 8 A and 8 B , except the tools for forming recesses may have different shapes.
- FIGS. 10 A through 10 E illustrate the top views of recesses 72 and 74 in accordance with some embodiments of the present disclosure. It is noted that the embodiments shown in FIGS. 10 A through 10 E may be combined with either of the embodiments shown in FIGS. 1 through 9 B when applicable.
- the cross-sectional views shown in FIGS. 1 through 9 B may be obtained from the plane containing line C-C in Figures RA through 10 E.
- the top-view shapes of recesses 72 ′ and 74 ′ may be similar to that of recesses 72 and 74 , respectively, except that recesses 72 ′ and 74 ′ will be limited in the regions of device dies 44 and encapsulating material 48 .
- FIG. 10 A recesses 72 extend from ring portion 70 B to over device dies 44 .
- Recess 74 also extends to opposite side portions of ring portion 70 B.
- FIG. 10 B through 10 E illustrate the top views of packages wo in accordance with alternative embodiments. These embodiments are similar to the embodiments shown in FIG. 10 A .
- the high-stress corner regions were found as having the shape illustrated using dashed lines 75 .
- the shapes of the inner edges of recesses 72 are selected to mimic the shapes of dashed lines 75 , so that the effect in the reduction of stress is maximized, and the size of recesses 72 is minimized.
- the adverse increase in the thermal resistance of TIM 78 may be minimized.
- recesses 72 are designed to have curved inner edges as shown in FIG. 10 A .
- FIG. 10 B recesses 72 are spaced apart from ring portions 70 B.
- FIG. 10 C illustrates recesses 72 have straight inner edges crossing over device dies 44 and encapsulating material 48 , and recesses 72 extend to the side portions of ring portion 70 B.
- FIG. 10 D recesses 72 have straight inner edges crossing over device dies 44 and encapsulating material 48 , and recesses 72 are spaced apart from the side portions of ring portion 70 B.
- FIG. 10 E illustrates package 100 , wherein additional recesses 73 are formed extending from the bottom surface of the top portion 70 A of metal cap 70 into top portion 70 A.
- Recesses 73 overlap the edge portions of package 58 , wherein recesses 73 may, or may not, be connected to recesses 72 . Accordingly, recesses 73 and 74 in combination form a full ring overlapping the entire peripheral region of package 58 . Similar, the portions of TIM 78 ( FIGS. 7 A, 7 B, 9 A, and 9 B ) may extend into recesses 73 . Since the stress at edges of device dies 44 and encapsulating material 48 is also high (although smaller than in corner regions), forming recesses 73 also help release stress in these regions.
- the embodiments of the present disclosure have some advantageous features.
- the TIM is able to absorb higher stress in thermal cycles, and hence the delamination and cracking of TIM from device dies and metal cap are reduced.
- the area of the TIM having increased thickness is limited, and most of the TIM does not have increased thickness. Accordingly, the ability of TIM for conducting heat is not significantly affected.
- a package includes a package component, a device die over and bonded to the package component, a metal cap having a top portion over the device die, and a thermal interface material between and contacting the device die and the metal cap.
- the thermal interface material includes a first portion directly over an inner portion of the device die, and a second portion extending directly over a corner region of the device die. The first portion has a first thickness. The second portion has a second thickness greater than the first thickness.
- a package includes a stack and a metal cap.
- the stack includes an interposer, a first device die and a second device die over and bonded to the interposer, a package substrate underlying and bonded to the interposer, and an encapsulating material encircling each of the first device die and the second device die.
- the metal cap includes a top portion and a skirt portion underlying and connected to the top portion. An adhesive adheres the skirt portion to the package substrate.
- a thermal interface material has a planar portion having a substantially uniform thickness, and a protruding portion protruding up or down from the planar portion. The protruding portion overlaps a corner portion of the stack.
- a package includes a package substrate, an interposer over and bonded to the package substrate, and a device die over and bonded to the interposer.
- a metal cap has a top portion over the device die. The top portion has a plurality of recesses, each recessing from a bottom surface of the top portion into the top portion.
- the metal cap further includes a skirt portion encircling the device die and the interposer therein. The skirt portion is adhered to the package substrate, and the skirt portion has four side portions.
- a thermal interface material is between and contacting the device die and the metal cap. The thermal interface material extends into the four recesses of the top portion of the metal cap.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Chemical & Material Sciences (AREA)
- Materials Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Geometry (AREA)
- Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
Abstract
A package includes a package component, a device die over and bonded to the package component, a metal cap having a top portion over the device die, and a thermal interface material between and contacting the device die and the metal cap. The thermal interface material includes a first portion directly over an inner portion of the device die, and a second portion extending directly over a corner region of the device die. The first portion has a first thickness. The second portion has a second thickness greater than the first thickness.
Description
- This application is a continuation of U.S. patent application Ser. No. 17/012,255, entitled “Thermal Interface Material Having Different Thicknesses in Packages,” filed on Sep. 4, 2020, which is a continuation of U.S. patent application Ser. No. 15/609,206, entitled “Thermal Interface Material Having Different Thicknesses in Packages,” filed on May 31, 2017, now U.S. Pat. No. 10,770,405, issued Sep. 8, 2020, which applications are incorporated herein by reference.
- In some Three-Dimensional Integrated Circuits (3DIC), device dies are first bonded to an interposer, which is further bonded to a package substrate to form a package. The heat generated in the device dies during their operation needs to be dissipated. In the conventional structures, to dissipate the heat, the substrates of the device dies are attached to a metal lid, which helps dissipate heat, and also acts as a stiffener. Accordingly, the heat generated in the device dies is spread to the metal lid. A heat sink may be attached to the metal lid to further dissipate the heat conducted to the metal lid.
- The attachment of the device dies to the metal lid is through a Thermal Interface Material (TIM), which may include an epoxy-based material. Since the TIM has relatively low thermal conductivity, it is preferred that the TIM is thin so that the TIM does not introduce too much thermal resistance between the device dies and the metal lid.
- Aspects of the present disclosure are best understood from the following detailed description when read with the accompanying figures. It is noted that, in accordance with the standard practice in the industry, various features are not drawn to scale. In fact, the dimensions of the various features may be arbitrarily increased or reduced for clarity of discussion.
-
FIGS. 1 through 7A and 7B illustrate the cross-sectional views of intermediate stages in the formation of packages in accordance with some embodiments. -
FIGS. 8A, 8B, 9A, and 9B illustrate the cross-sectional views and a top view of intermediate stages in the formation of packages in accordance with some embodiments. -
FIGS. 10A through 10E illustrate the top views of some packages in accordance with some embodiments. -
FIG. 11 illustrates a process flow for forming a package in accordance with some embodiments. - The following disclosure provides many different embodiments, or examples, for implementing different features of the invention. Specific examples of components and arrangements are described below to simplify the present disclosure. These are, of course, merely examples and are not intended to be limiting. For example, the formation of a first feature over or on a second feature in the description that follows may include embodiments in which the first and second features are formed in direct contact, and may also include embodiments in which additional features may be formed between the first and second features, such that the first and second features may not be in direct contact. In addition, the present disclosure may repeat reference numerals and/or letters in the various examples. This repetition is for the purpose of simplicity and clarity and does not in itself dictate a relationship between the various embodiments and/or configurations discussed.
- The following disclosure provides many different embodiments, or examples, for implementing different features of the invention. Specific examples of components and arrangements are described below to simplify the present disclosure. These are, of course, merely examples and are not intended to be limiting. For example, the formation of a first feature over or on a second feature in the description that follows may include embodiments in which the first and second features are formed in direct contact, and may also include embodiments in which additional features may be formed between the first and second features, such that the first and second features may not be in direct contact. In addition, the present disclosure may repeat reference numerals and/or letters in the various examples. This repetition is for the purpose of simplicity and clarity and does not in itself dictate a relationship between the various embodiments and/or configurations discussed.
- Further, spatially relative terms, such as “underlying,” “below,” “lower,” “overlying,” “upper” and the like, may be used herein for ease of description to describe one element or feature's relationship to another element(s) or feature(s) as illustrated in the figures. The spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures. The apparatus may be otherwise oriented (rotated 90 degrees or at other orientations) and the spatially relative descriptors used herein may likewise be interpreted accordingly.
- A package including a metal cap, device dies, and the methods of forming the same are provided in accordance with various exemplary embodiments. The intermediate stages of forming the package are illustrated. The variations of some embodiments are discussed. Throughout various views and illustrative embodiments, like reference numbers are used to designate like elements.
-
FIGS. 1 through 7A illustrate the cross-sectional views of intermediate stages in the formation of a package in accordance with some embodiments of the present disclosure. The steps shown inFIGS. 1 through 7A are also reflected schematically in the process flow shown inFIG. 11 . -
FIG. 1 illustrates a cross-sectional view ofpackage component 20, which may be an interposer wafer, a package substrate strip, a device die wafer, or a package.Package component 20 includes a plurality ofpackage components 40, which may be identical to each other.Package components 40 may be device chips (also known as dies when sawed apart, which may or may not include active and/or passive devices), package substrates, packages, or the like. Throughout the description,package components 40 are alternatively referred to asinterposers 40 hereinafter, while they may be other types of package components as discussed above. - In accordance with some embodiments of the present disclosure,
package component 20 includessubstrate 22, which may be a semiconductor substrate such as a silicon substrate.Substrate 22 may also be formed of another semiconductor material such as silicon germanium, silicon carbon, or the like. In accordance with some embodiments, active devices such as transistors (not shown) are formed atsurface 22A ofsemiconductor substrate 22. Passive devices (not shown) such as resistors and/or capacitors may also be formed inpackage component 20. In accordance with alternative embodiments of the present disclosure,substrate 22 may be a semiconductor substrate or a dielectric substrate, and the respective package component does not include active devices therein. In accordance with these embodiments,package component 20 may, or may not, include passive devices formed therein. - Through-Vias (TVs) 24, which are alternatively referred to as metal posts, may be formed to extend from
top surface 22A ofsubstrate 22 intosubstrate 22. TVs 24 are also sometimes referred as through-substrate vias or through-silicon vias whensubstrate 22 is a silicon substrate.Interconnect structure 28 is formed oversubstrate 22, and is used to electrically connect to the integrated circuit devices, if any, andTVs 24.Interconnect structure 28 may include a plurality ofdielectric layers 30.Metal lines 32 are formed indielectric layers 30.Vias 34 are formed between, and interconnecting, the overlying andunderlying metal lines 32. In accordance with some embodiments of the present disclosure,dielectric layers 30 are formed of silicon oxide, silicon nitride, silicon carbide, silicon oxynitride, combinations thereof, and/or multi-layers thereof. Alternatively,dielectric layers 30 may include one or more low-k dielectric layer having a low dielectric constant(s) (k value(s)). The k values of the low-k dielectric materials indielectric layers 30 may be lower than about 3.0, or lower than about 2.5, for example. -
Electrical connectors 38 are formed at the top surface ofpackage component 20. In accordance with some embodiments of the present disclosure,electrical connectors 38 include metal pillars, wherein solder caps may be, or may not be, formed on the top surfaces of the metal pillars. In accordance with alternative embodiments of the present disclosure,electrical connectors 38 comprise solder regions. In accordance with yet other embodiments,electrical connectors 38 may be copper pillar bump, solder bumps or composite bumps including copper posts, nickel layers, solder caps, Electro-less Nickel Immersion Gold (ENIG), Electro-less Nickel Electro-less Palladium Immersion Gold (ENEPIG), and/or the like, and/or a combination thereof. -
Package components 44 are bonded to packagecomponent 20, for example, through flip-chip bonding. The respective step is illustrated asstep 202 in theprocess flow 200 as shown inFIG. 11 .Electrical connectors 38 thus electrically couple the circuits inpackage components 44 tometal lines 32 andTVs 24 inpackage component 20.Package components 44 may be device dies including logic circuits, memory circuits, or the like. Accordingly,package components 44 are alternatively referred to as device dies 44 hereinafter. Alternatively,package components 44 may be packages that include dies bonded to the respective interposers, package substrates, and/or the like. A reflow is performed to bond device dies 44 tointerposers 40 when electricallyconnectors 38 include solder regions. - On each of
interposers 40, there may be one, two, three, or more device dies 44 bonded thereon. For example, as shown inFIG. 1 , two device dies 44 are bonded to thesame interposer 40. In accordance with some embodiments of the present disclosure, device dies 44 include semiconductor substrates, which may be silicon substrates in accordance with some embodiments of the present disclosure. Accordingly, thetop surfaces 44A of device dies 44 may be the surfaces of a semiconductor material such as silicon. - Next, the gaps between device dies 44 and
package component 20 are filled byunderfill 46.Underfill 46 may include a polymer or an epoxy, which is used to protectelectrical connectors 38 from stress.Underfill 46 may also be a molding underfill, which is dispensed when device dies 44 are encapsulated in the step shown inFIG. 2 , wherein the same molding underfill is used as both underfill 46 and encapsulatingmaterial 48 inFIG. 2 . - Referring to
FIG. 2 , encapsulatingmaterial 48 is encapsulated on device dies 44 andpackage component 20, for example, using compress molding, transfer molding, or the like. The respective step is illustrated asstep 204 in theprocess flow 200 as shown inFIG. 11 . In accordance with some embodiments of the present disclosure, encapsulatingmaterial 48 includes a molding compound, which includes a base material and fillers mixed in the base material. The base material may include a polymer, a resin, an epoxy, and/or the like. The fillers may be formed of spherical particles of silica, aluminum oxide, or the like. A curing step is performed to cure and solidify encapsulatingmaterial 48, wherein the curing may be a thermal curing, a Ultra-Violet (UV) curing, or the like. In accordance with some embodiments, device dies 44 are buried in encapsulatingmaterial 48. - After the curing of encapsulating
material 48, a planarization step such as Chemical Mechanical Polish (CMP) or mechanical grinding is performed to remove excess portions of encapsulatingmaterial 48, which excess portions are over thetop surfaces 44A of device dies 44. The respective step is illustrated asstep 206 in theprocess flow 200 as shown in Figure ii. The resulting structure is shown inFIG. 3 . Accordingly,top surface 44A of the substrates in device dies 44 are exposed, and are coplanar withtop surface 48A of encapsulatingmaterial 48. -
FIG. 4 illustrates the formation of the backside structure ofpackage component 20. The respective step is illustrated asstep 208 in theprocess flow 200 as shown in Figure ii. In the formation of the backside structure, a backside grinding is performed on the backside ofsubstrate 22 tothin substrate 22, untilTVs 24 are exposed. Dielectric layer (or dielectric layers) 50 is formed on the backside ofsemiconductor substrate 22.RDLs 52 may be formed indielectric layers 50.Electrical connectors 54 are also formed on the backside ofpackage component 20 and electrically coupled toTVs 24. In accordance with some embodiments of the present disclosure,electrical connectors 54 are solder region. In accordance with other embodiments,electrical connectors 54 may include metal pads, metal bumps, solder caps, or the like. Throughout the description, the package shown inFIG. 4 is referred to ascomposite wafer 61. - Next, a singulation (dicing) is performed on
composite wafer 61 alongscribe lines 25/27 to saw the package shown inFIG. 4 into a plurality ofpackages 58, each including a stack of package components. The respective step is also illustrated asstep 208 in theprocess flow 200 as shown in Figure ii. Each of the resultingpackages 58 includes one of theinterposer 40 and the corresponding device dies 44 bonded thereon. A top view of anexemplary package 58 is shown inFIG. 10A . In the top view, encapsulatingmaterial 48 includes portions encircling device dies 44, and a portion between neighboring device dies 44. -
FIG. 5 illustrates the bonding ofpackage 58 to packagecomponent 60, for example, throughelectrical connectors 54. The respective step is illustrated asstep 210 in theprocess flow 200 as shown inFIG. 11 .Package component 60 may be a package substrate, a Printed Circuit Board (PCB), or the like.Package component 60 may include electrical connectors (such asmetal pads 64 and solder regions 66) formed on the opposite sides ofpackage component 60. The electrical connectors on the opposite sides ofpackage component 60 are electrically inter-coupled through metal lines and vias (not shown) formed insidepackage component 60. Underfill 62 may be dispensed into the gap betweenpackage 58 andpackage component 60, and cured. In accordance with some embodiments, underfill 62 also has some outer portions outside of the gap, which portions contact the outer sidewalls ofpackage 58. The outer portions of underfill 62 may or may not contact encapsulatingmaterial 48. -
FIGS. 6 and 7 illustrate the adhesion ofmetal cap 70 onto the top surface ofpackage component 60. Referring toFIG. 6 ,metal cap 70 is formed of a metal or a metal alloy, which has a high thermal conductivity, for example, higher than about wo W/m*K. The material ofmetal cap 70 includes a metal or a metal alloy. For example,metal cap 70 may be formed of a metal or a metal alloy selected from Al, Cu, Ni, Co, stainless steel, and alloys thereof. In accordance with some embodiments of the present disclosure, theentire metal cap 70 is an integrated piece formed of the same homogenous metallic material. Accordingly, there may not be a distinguishable interface to separate different portions ofmetal cap 70. -
Metal cap 70 includestop portion 70A and ring portion (skirt portion) 70B extending down from the bottom surface oftop portion 70A. It is appreciated thattop portion 70A andring portion 70B may not have any distinguishable interface therebetween.Ring portion 70B, when viewed in a top view ofmetal cap 70, may form a full ring (as shown inFIGS. 10A through 10E), wherein the region encircled byring portion 70B is large enough to accommodatepackage 58. -
Top portion 70A has top surface 70TS, which may be a planar top surface that extends throughout the entiretop portion 70A.Top portion 70A also has bottom surface 70BS-1, which may be the lowest surface in accordance with some embodiments. Bottom surface 70BS-1 may be parallel to the top surface 70TS, and the top-view area of bottom surface 70BS-1 is greater than 50 percent, and may be greater than about 80 percent of the top-view area ofmetal cap 70. -
Recesses 72 are formed to extend from bottom surface 70BS-1 oftop portion 70A intotop portion 70A. The respective step is illustrated asstep 212 in theprocess flow 200 as shown inFIG. 11 .Recesses 72 may be formed through milling, coining, cutting, sawing, grinding, etching, or the like. Alternatively, recesses 72 exist whenmetal cap 70 is formed, rather than being formed later. Accordingly, thestep 212 inFIG. 11 is illustrated using a dashed box to represent that this step may not need to be performed. Throughrecesses 72, bottom surfaces 70BS-2 oftop portion 70A are also exposed. In accordance with some embodiments of the present disclosure, bottom surfaces 70BS-2 are planar and are parallel to top surface 70TS. In accordance with alternative embodiments, bottom surfaces 70BS-2 are straight but slanted, as schematically illustrated by dashed lines 70BS-2′, wherein portions of therecesses 72 closer to ringportion 70B are increasingly deeper than the portions closer to thecenter 70C ofmetal cap 70. - In accordance with some embodiments of the present disclosure,
recess 74 is further formed to extend from bottom surface 70BS-1 ofmetal cap 70 intometal cap 70.FIG. 10A illustrates anexemplary recess 74, which extends from one side portion ofring portion 70B to the opposite side portion. The count and the position ofrecess 74 are related to the number of device dies 44 and their positions, as will be discussed in subsequent paragraphs. In accordance with alternative embodiments of the present disclosure,recess 74 is not formed, and the entire bottom surface ofmetal cap 70, other than whererecesses 72 are formed, is coplanar. Accordingly, recesses 74 are marked as dashed inFIGS. 10A through 10E to indicate that they may, or may not, be formed. - Referring back to
FIG. 6 , depths D1 ofrecesses 72 may be substantially uniform, or may be varying depending on where they are measured. In accordance with some embodiments of the present disclosure, depth D1 ofrecesses 72 is greater than about 10 μm or greater than about 20 μm, and may be in the range between about 30 μm and about 70 μm, wherein depth D1 is the maximum depth ofrecesses 72 if the depths D1 ofrecesses 72 are not uniform. It is appreciated that depth D1 ofrecesses 72 is related to the thickness oftop portion 70A, and the greater the thickness oftop portion 70A, the deeper therecesses 72 can be. In an exemplary embodiment of the present disclosure, thickness T1 oftop portion 70A is in the range between about 0.5 mm and about 3 mm. -
Adhesive film 76 is adhered to the bottom surface ofring portion 70B. In the bottom view ofmetal cap 70,adhesive film 76 may have the shape of a full ring. Thermal Interface Material (TIM) 78 is dispensed on the top of device dies 44 and encapsulatingmaterial 48. The respective step is illustrated asstep 214 in theprocess flow 200 as shown inFIG. 11 .TIM 78 has a good thermal conductivity, which may be greater than about 2 W/m*K, and may be equal to, or higher than, about 10 W/m*K or 50 W/m*K. TIM 78 may include a polymer, resin, or epoxy as a base material, and a filler to improve its thermal conductivity. The filler may include a dielectric filler such as aluminum oxide, magnesium oxide, aluminum nitride, boron nitride, and diamond powder. The filler may also be a metal filler such as silver, copper, aluminum, or the like. The filler may be in the form of spherical particles. -
Metal cap 70 is pushed againstpackage component 60, as represented byarrow 80, so thatmetal cap 70 is adhered to packagecomponent 60 throughadhesive film 76. The respective step is illustrated asstep 216 in theprocess flow 200 as shown in Figure ii. The resulting package is referred to aspackage 100 hereinafter. The bottom surfaces 70BS-1 and 70BS-2 are also pushed againstTIM 78, so that the portion ofTIM 78 directly over device dies 44 and encapsulatingmaterial 48 have top surfaces in contact with bottom surfaces 70BS-1 and 70BS-2. The resulting structure is shown inFIG. 7A .TIM 78 is then cured and solidified, for example, in a thermal curing process. -
TIM 78 includes majority portion(s) 78A (thinner portions) having thickness T2, andcorner portions 78B (thicker portions) having thickness T3 greater than thickness T2.TIM portions 78B include the portions extending intorecesses 72 and the portions directly underlying recesses 72.TIM 78 thus may also be conceived as having a planar thinner portion expanding throughout device dies 44 and encapsulatingmaterial 48, and protruding portions protruding from the planar thinner portion up intorecesses majority portions 78A ofTIM 78 to be thin can reduce the thermal resistance betweenmetal cap 70 and device dies 44, and hence the heat generated by device dies 44 may be dissipated intometal cap 70 without experiencing excess thermal resistance. In accordance with some embodiments, thickness T2 is smaller than about 90 μm, and may be in the range between about 50 μm and about 90 μm. Thickness difference (T3−T2) may be greater than about 10 μm or greater than about 20 μm, and may be in the range between about 30 μm and about 70 μm. It is appreciated that ifrecesses TIM 78 directly over device dies 44 and encapsulatingmaterial 48 will have thickness T2, which is small. In the packaging process, the package may experience multiple thermal circles, causing the bending ofmetal cap 70,TIM 78, andpackage 58. Delamination and cracking thus may occur betweenTIM 78 and the underlying device dies 44. The delamination and cracking is also severe at the corners ofpackage 58 since the stress in these regions is higher than in other regions. By making the portions ofTIM 78 to be thicker at the corners, its ability of absorbing stress is improved, and the delamination and cracking are less likely to occur. -
FIG. 10A illustrates the top view of package wo in accordance with various embodiments, wherein the cross-sectional view shown inFIG. 7A may be obtained from the plane containing line C-C as shown inFIGS. 10A through 10E . Referring toFIG. 10A as an example, the relative positions and the sizes of recesses 72 (relative to ringportion 70B and package 58) are illustrated. In accordance with some embodiments, recesses 72 extend fromring portion 70B towardcenter 70C ofmetal cap 70.Recesses 72 cover at least corner portions ofpackage 58. In accordance with some embodiments, recesses 72 cover the corner portions of both device dies 44 and encapsulatingmaterial 48. In accordance with alternative embodiments, recesses 72 cover the corner portions of encapsulatingmaterial 48, but do not extend directly over the corner portions of device dies 44, wherein dashedlines 82 schematically illustrate the inner edges of the respective recesses 72. - As also shown in
FIG. 10A ,recess 74 is formed directly over the gap between neighboring device dies 44.Recess 74 may extend all the way to the opposite side portions (the illustrated top side portion and bottom side portion) ofring portion 70B. The width ofrecess 74 may be equal to, smaller than, or greater than the width of the gap between device dies 44. Accordingly, referring toFIG. 7A ,recess 74 may be limited in the region directly over the gap between device dies 44, or expand laterally to cover the edge portions of device dies 44. Due to the formation ofrecess 74,TIM 78 also has a thick portion directly over the gap between device dies 44, and hence a greater volume ofTIM 78 is provided to buffer the stress in this region. The thickness T4 of the portion ofTIM 78 directly over the gap may be greater than, equal to, or smaller than thickness T3. - In
FIG. 7A , the inner edges ofrecesses 72 are curved, which may help release stress. In accordance with alternative embodiments, as shown inFIG. 7B , the inner edges ofrecesses 72 are straight and vertical. -
FIGS. 8A, 8B, 9A, and 9B illustrate cross-sectional views of intermediate stages in the formation ofpackages 100 in accordance with some embodiments of the present disclosure. These embodiments are similar to the embodiments shown inFIGS. 1 through 7A /7B, except recesses are formed to extend intopackage 58, rather than intotop portion 70A ofmetal cap 70. Unless specified otherwise, the materials and the formation methods of the components in these embodiments are essentially the same as the like components, which are denoted by like reference numerals in the embodiments shown inFIGS. 1 through 7A /7B. The details regarding the formation process and the materials of the components shown inFIGS. 8A, 8B, 9A, and 9B may thus be found in the discussion of the embodiments shown inFIGS. 1 through 7A /7B. - The initial steps of these embodiments are essentially the same as shown in
FIGS. 1 through 4 . Next, as shown inFIG. 8A , recesses 72′ and 74′ are formed extending intocomposite wafer 61.Recesses 72′ and 74′ may be formed by cutting (using a blade), milling, grinding, or the like, wherein the top corner portions of dies 44 and encapsulatingmaterial 48 are removed. Accordingly, the formation ofrecesses 72′ and 74′ may be performed at the wafer level, and recesses 72′ extend into neighboringpackages 58. -
FIG. 8B illustrates a top view ofcomposite wafer 61, which includesun-singulated packages 58 separated from each other byscribe lines FIG. 8B , recesses 72′ may be formed as discrete recesses, each located at a joint of fourpackages 58. Each of therecesses 72′ may cross one ofscribe lines 25 and one ofscribe lines 27, and may extend over device dies 44 (not shown inFIG. 8B , refer toFIG. 10A ).Recesses 74′ may be formed as long strip-shaped recesses, each crossing an entire column ofpackages 58. - Next,
composite wafer 61 is singulated alongscribe lines packages 58, wherein one ofpackages 58 is illustrated inFIG. 9A .Metal cap 70 is then attached to package 58 throughTIM 78. Similarly,TIM 78 includesthinner portions 78A andthicker portions 78B having thicknesses T2 and T3, respectively. In accordance with these embodiments,TIM 78 can be considered as having a planar portion expanding over theentire package 58, and protruding portions protruding from the planar portion down into therecesses 72′ and 74′ inpackage 58. As shown inFIG. 9A , the bottom surfaces of the protruding portions ofTIM 78 may be planar and parallel to top surface 70TS oftop portion 70A ofmetal cap 70.FIG. 9B illustrates an embodiment wherein the bottom surfaces ofrecesses 72′ are slanted, and possibly straight or curved. Thepackage 100 as shown inFIG. 9B may be formed using essentially the same method as shown inFIGS. 8A and 8B , except the tools for forming recesses may have different shapes. -
FIGS. 10A through 10E illustrate the top views ofrecesses FIGS. 10A through 10E may be combined with either of the embodiments shown inFIGS. 1 through 9B when applicable. The cross-sectional views shown inFIGS. 1 through 9B may be obtained from the plane containing line C-C in Figures RA through 10E. Although not shown, the top-view shapes ofrecesses 72′ and 74′ may be similar to that ofrecesses material 48. - Referring to
FIG. 10A , recesses 72 extend fromring portion 70B to over device dies 44.Recess 74 also extends to opposite side portions ofring portion 70B.FIG. 10B through 10E illustrate the top views of packages wo in accordance with alternative embodiments. These embodiments are similar to the embodiments shown inFIG. 10A . - Experiments have been performed to determine the stresses suffered by TIM. In some experiments, the high-stress corner regions were found as having the shape illustrated using dashed
lines 75. In accordance with some embodiments of the present disclosure, the shapes of the inner edges ofrecesses 72 are selected to mimic the shapes of dashedlines 75, so that the effect in the reduction of stress is maximized, and the size ofrecesses 72 is minimized. By minimizing the sizes ofrecesses 72/74/72′/74′, the adverse increase in the thermal resistance ofTIM 78 may be minimized. In accordance with some embodiments, since the high-stress regions have curved (sometimes close to a quarter of a circle) inner edges (with the shape of dashed lines 75), recesses 72 are designed to have curved inner edges as shown inFIG. 10A . - In the embodiments shown in
FIG. 10B , recesses 72 are spaced apart fromring portions 70B.FIG. 10C illustratesrecesses 72 have straight inner edges crossing over device dies 44 and encapsulatingmaterial 48, and recesses 72 extend to the side portions ofring portion 70B. In the embodiments shown inFIG. 10D , recesses 72 have straight inner edges crossing over device dies 44 and encapsulatingmaterial 48, and recesses 72 are spaced apart from the side portions ofring portion 70B.FIG. 10E illustratespackage 100, whereinadditional recesses 73 are formed extending from the bottom surface of thetop portion 70A ofmetal cap 70 intotop portion 70A.Recesses 73 overlap the edge portions ofpackage 58, wherein recesses 73 may, or may not, be connected torecesses 72. Accordingly, recesses 73 and 74 in combination form a full ring overlapping the entire peripheral region ofpackage 58. Similar, the portions of TIM 78 (FIGS. 7A, 7B, 9A, and 9B ) may extend intorecesses 73. Since the stress at edges of device dies 44 and encapsulatingmaterial 48 is also high (although smaller than in corner regions), formingrecesses 73 also help release stress in these regions. - The embodiments of the present disclosure have some advantageous features. By forming recesses so that the thickness of TIM increases in the high-stressed regions, the TIM is able to absorb higher stress in thermal cycles, and hence the delamination and cracking of TIM from device dies and metal cap are reduced. The area of the TIM having increased thickness is limited, and most of the TIM does not have increased thickness. Accordingly, the ability of TIM for conducting heat is not significantly affected.
- In accordance with some embodiments of the present disclosure, a package includes a package component, a device die over and bonded to the package component, a metal cap having a top portion over the device die, and a thermal interface material between and contacting the device die and the metal cap. The thermal interface material includes a first portion directly over an inner portion of the device die, and a second portion extending directly over a corner region of the device die. The first portion has a first thickness. The second portion has a second thickness greater than the first thickness.
- In accordance with some embodiments of the present disclosure, a package includes a stack and a metal cap. The stack includes an interposer, a first device die and a second device die over and bonded to the interposer, a package substrate underlying and bonded to the interposer, and an encapsulating material encircling each of the first device die and the second device die. The metal cap includes a top portion and a skirt portion underlying and connected to the top portion. An adhesive adheres the skirt portion to the package substrate. A thermal interface material has a planar portion having a substantially uniform thickness, and a protruding portion protruding up or down from the planar portion. The protruding portion overlaps a corner portion of the stack.
- In accordance with some embodiments of the present disclosure, a package includes a package substrate, an interposer over and bonded to the package substrate, and a device die over and bonded to the interposer. A metal cap has a top portion over the device die. The top portion has a plurality of recesses, each recessing from a bottom surface of the top portion into the top portion. The metal cap further includes a skirt portion encircling the device die and the interposer therein. The skirt portion is adhered to the package substrate, and the skirt portion has four side portions. A thermal interface material is between and contacting the device die and the metal cap. The thermal interface material extends into the four recesses of the top portion of the metal cap.
- The foregoing outlines features of several embodiments so that those skilled in the art may better understand the aspects of the present disclosure. Those skilled in the art should appreciate that they may readily use the present disclosure as a basis for designing or modifying other processes and structures for carrying out the same purposes and/or achieving the same advantages of the embodiments introduced herein. Those skilled in the art should also realize that such equivalent constructions do not depart from the spirit and scope of the present disclosure, and that they may make various changes, substitutions, and alterations herein without departing from the spirit and scope of the present disclosure.
Claims (20)
1. A structure comprising:
a first package component;
a first device die and a second device die over and joined to the first package component;
a metal cap comprising a top portion over the first device die and the second device die; and
a thermal interface material over the metal cap and underlying the top portion of the metal cap, wherein the thermal interface material comprises:
a first portion directly over a portion of the first device die, wherein the first portion has a first thickness; and
a second portion, wherein the second portion overlaps a space between the first device die and the second device die, and wherein the second portion has a second thickness greater than the first thickness.
2. The structure of claim 1 , wherein the second portion of the thermal interface material comprises a part in the metal cap, and the part is in contact with sidewalls of the metal cap.
3. The structure of claim 2 , wherein in a cross-section view of the structure, the part of the second portion of the thermal interface material comprises straight edges.
4. The structure of claim 2 , wherein the part of the second portion of the thermal interface material comprises:
a first edge vertically aligned to a second edge of the first device die; and
a third edge vertically aligned to a fourth edge of the second device die.
5. The structure of claim 1 further comprising an encapsulant encircling both of the first device die and the second device die.
6. The structure of claim 5 , wherein the second portion of the thermal interface material further overlaps a portion of the encapsulant.
7. The structure of claim 1 , wherein the metal cap further comprises a ring-shaped skirt portion under and joined to the top portion, wherein the top portion of the metal cap comprises a ring portion on an inner side of the ring-shaped skirt portion, wherein a third portion of the thermal interface material overlapped by the ring portion has a third thickness greater than the first thickness.
8. The structure of claim 7 , wherein the third portion of the thermal interface material comprises:
a first part overlapping the first device die; and
a second part laterally beyond the first device die.
9. The structure of claim 7 , wherein the ring-shaped skirt portion forms a ring in a top view of the structure.
10. The structure of claim 1 , wherein the first portion of the thermal interface material contacts the first device die to form an interface, and at least a portion of the interface is parallel to or in a same plane as a major top surface of the first device die.
11. The structure of claim 1 , wherein the metal cap further comprises a ring-shaped skirt portion under and joined to the top portion, wherein the top portion of the metal cap comprises four corner portions on an inner side of the ring-shaped skirt portion, wherein third portions of the thermal interface material overlapped by the four corner portions have a third thickness greater than the first thickness.
12. A structure comprising:
a stack comprising:
an interposer;
a first device die and a second device die over and connecting to the interposer;
a package substrate underlying and connecting to the interposer; and
an encapsulant comprising a middle portion between the first device die and the second device die;
a metal cap comprising a top portion, wherein the top portion overlaps the first device die and the second device die; and
a thermal interface material comprising:
a planar portion having a substantially uniform thickness; and
a protruding portion protruding into the metal cap and overlapping the middle portion of the encapsulant.
13. The structure of claim 12 , wherein the metal cap further comprises a skirt portion underlying and connecting to the top portion.
14. The structure of claim 12 , wherein the planar portion comprises two portions overlapping the first device die and the second device die, and wherein the protruding portion protrudes higher than top surfaces of the two portions.
15. The structure of claim 12 , wherein in a top view of the structure, the protruding portion has a strip shape.
16. The structure of claim 12 , wherein edges of the protruding portion are vertically aligned to edges of the first device die and the second device die.
17. A structure comprising:
a package substrate;
an interposer over and connecting to the package substrate;
a first device die and a second device die over and connecting to the interposer;
a metal cap comprising:
a top portion comprising:
a first portion and a second portion directly over the first device die and the second device die, respectively, wherein the first portion and the second portion have a first thickness; and
a third portion overlapping a space between the first device die and the second device die, wherein the third portion has a second thickness smaller than the first thickness; and
a skirt portion underlying and joined to the top portion; and
a thermal interface material underlying and joined to the top portion.
18. The structure of claim 17 , wherein the thermal interface material contacts bottom surfaces of the first portion, the second portion, and the third portion.
19. The structure of claim 17 further comprising a molding compound encircling the first device die, wherein the thermal interface material is over and contacting both of the first device die and the molding compound.
20. The structure of claim 19 , wherein the molding compound comprises a middle portion between and contacting the first device die and the second device die, wherein the third portion overlaps the middle portion of the molding compound.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US18/422,550 US20240162166A1 (en) | 2017-05-31 | 2024-01-25 | Thermal interface material having different thicknesses in packages |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/609,206 US10770405B2 (en) | 2017-05-31 | 2017-05-31 | Thermal interface material having different thicknesses in packages |
US17/012,255 US11916023B2 (en) | 2017-05-31 | 2020-09-04 | Thermal interface material having different thicknesses in packages |
US18/422,550 US20240162166A1 (en) | 2017-05-31 | 2024-01-25 | Thermal interface material having different thicknesses in packages |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US17/012,255 Continuation US11916023B2 (en) | 2017-05-31 | 2020-09-04 | Thermal interface material having different thicknesses in packages |
Publications (1)
Publication Number | Publication Date |
---|---|
US20240162166A1 true US20240162166A1 (en) | 2024-05-16 |
Family
ID=64278935
Family Applications (4)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/609,206 Active US10770405B2 (en) | 2017-05-31 | 2017-05-31 | Thermal interface material having different thicknesses in packages |
US16/049,015 Active US10707177B2 (en) | 2017-05-31 | 2018-07-30 | Thermal interface material having different thicknesses in packages |
US17/012,255 Active 2038-09-11 US11916023B2 (en) | 2017-05-31 | 2020-09-04 | Thermal interface material having different thicknesses in packages |
US18/422,550 Pending US20240162166A1 (en) | 2017-05-31 | 2024-01-25 | Thermal interface material having different thicknesses in packages |
Family Applications Before (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/609,206 Active US10770405B2 (en) | 2017-05-31 | 2017-05-31 | Thermal interface material having different thicknesses in packages |
US16/049,015 Active US10707177B2 (en) | 2017-05-31 | 2018-07-30 | Thermal interface material having different thicknesses in packages |
US17/012,255 Active 2038-09-11 US11916023B2 (en) | 2017-05-31 | 2020-09-04 | Thermal interface material having different thicknesses in packages |
Country Status (5)
Country | Link |
---|---|
US (4) | US10770405B2 (en) |
KR (1) | KR102068224B1 (en) |
CN (1) | CN108987358B (en) |
DE (1) | DE102017119017A1 (en) |
TW (1) | TWI635588B (en) |
Families Citing this family (43)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9899238B2 (en) * | 2014-12-18 | 2018-02-20 | Intel Corporation | Low cost package warpage solution |
JP6748501B2 (en) * | 2016-07-14 | 2020-09-02 | ローム株式会社 | Electronic component and manufacturing method thereof |
DE102018106434B4 (en) | 2017-06-30 | 2023-05-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor component and method for its manufacture |
US11121050B2 (en) * | 2017-06-30 | 2021-09-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of manufacture of a semiconductor device |
US11004803B2 (en) * | 2018-07-02 | 2021-05-11 | Taiwan Semiconductor Manufacturing Company, Ltd. | Dummy dies for reducing warpage in packages |
KR102566974B1 (en) | 2018-07-11 | 2023-08-16 | 삼성전자주식회사 | Semiconductor package and method of fabricating the same |
US10804172B2 (en) * | 2018-12-10 | 2020-10-13 | Advanced Semiconductor Engineering, Inc. | Semiconductor package device with thermal conducting material for heat dissipation |
KR102654893B1 (en) * | 2019-01-17 | 2024-04-08 | 삼성전자주식회사 | Semiconductor package system |
US11552019B2 (en) * | 2019-03-12 | 2023-01-10 | Intel Corporation | Substrate patch reconstitution options |
KR102661833B1 (en) | 2019-04-17 | 2024-05-02 | 삼성전자주식회사 | Semiconductor Package |
US11164824B2 (en) * | 2019-08-28 | 2021-11-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package structure and method of fabricating the same |
US11282759B2 (en) * | 2019-09-09 | 2022-03-22 | Taiwan Semiconductor Manufacturing Co., Ltd. | Chip package structure having warpage control and method of forming the same |
US11145614B2 (en) * | 2019-10-18 | 2021-10-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device and method of manufacture |
TWI717155B (en) * | 2019-12-17 | 2021-01-21 | 財團法人工業技術研究院 | Chip package structure |
US11450580B2 (en) * | 2019-12-24 | 2022-09-20 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor structure and method of fabricating the same |
US11682626B2 (en) | 2020-01-29 | 2023-06-20 | Taiwan Semiconductor Manufacturing Co., Ltd. | Chamfered die of semiconductor package and method for forming the same |
US11488887B1 (en) * | 2020-03-05 | 2022-11-01 | Xilinx, Inc. | Thermal enablement of dies with impurity gettering |
US11282825B2 (en) * | 2020-05-19 | 2022-03-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package structure |
KR20210147453A (en) * | 2020-05-29 | 2021-12-07 | 삼성전자주식회사 | Semiconductor package, and method of manufacturing the same |
KR20210148743A (en) | 2020-06-01 | 2021-12-08 | 삼성전자주식회사 | Semiconductor package |
TW202147539A (en) * | 2020-06-03 | 2021-12-16 | 南韓商三星電子股份有限公司 | Semiconductor package |
KR20210150153A (en) | 2020-06-03 | 2021-12-10 | 삼성전자주식회사 | semiconductor package for improving a package reliability |
US11552054B2 (en) * | 2020-06-29 | 2023-01-10 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package structure and method of manufacturing the same |
US11239136B1 (en) * | 2020-07-28 | 2022-02-01 | Taiwan Semiconductor Manufacturing Company, Ltd. | Adhesive and thermal interface material on a plurality of dies covered by a lid |
US11830821B2 (en) * | 2020-10-19 | 2023-11-28 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor devices and methods of manufacture |
US12002780B2 (en) * | 2020-11-12 | 2024-06-04 | Taiwan Semiconductor Manufacturing Company Ltd. | Package structure including a base and a lid disposed over the base and method of forming the package structure |
DE102020131849A1 (en) | 2020-12-01 | 2022-06-02 | Infineon Technologies Ag | CHIP PACKAGE, SEMICONDUCTOR DEVICE, METHOD OF FORMING A CHIP PACKAGE, AND METHOD OF FORMING A SEMICONDUCTOR DEVICE |
US11682602B2 (en) | 2021-02-04 | 2023-06-20 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device and method of manufacture |
US11842935B2 (en) * | 2021-02-18 | 2023-12-12 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method for forming a reconstructed package substrate comprising substrates blocks |
US20220301970A1 (en) * | 2021-03-19 | 2022-09-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor package and method of manufacturing semiconductor package |
JP2022146048A (en) * | 2021-03-22 | 2022-10-05 | キオクシア株式会社 | Semiconductor memory device and heat radiator |
US20220319954A1 (en) * | 2021-03-31 | 2022-10-06 | Texas Instruments Incorporated | Package heat dissipation |
US20220352099A1 (en) * | 2021-05-03 | 2022-11-03 | Nvidia Corporation | Integrated circuit physical security device |
US20220359465A1 (en) * | 2021-05-07 | 2022-11-10 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package structures and method for forming the same |
US11742218B2 (en) | 2021-05-07 | 2023-08-29 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device package having metal thermal interface material and method for forming the same |
US11984381B2 (en) | 2021-05-13 | 2024-05-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor package structure and method for forming the same |
US11705381B2 (en) * | 2021-06-04 | 2023-07-18 | Taiwan Semiconductor Manufacturing Co., Ltd. | High efficiency heat dissipation using thermal interface material film |
KR20220164946A (en) * | 2021-06-07 | 2022-12-14 | 삼성전자주식회사 | Semiconductor package |
US11942448B2 (en) * | 2021-07-16 | 2024-03-26 | Texas Instruments Incorporated | Integrated circuit die pad cavity |
US11978722B2 (en) * | 2021-08-27 | 2024-05-07 | Taiwan Semiconductor Manufacturing Company, Ltd. | Structure and formation method of package containing chip structure with inclined sidewalls |
US12094792B2 (en) | 2021-08-30 | 2024-09-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package structure having lid with protrusion and manufacturing method thereof |
US20230290704A1 (en) * | 2022-03-14 | 2023-09-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package structure and manufacturing method thereof |
US20240071847A1 (en) * | 2022-08-26 | 2024-02-29 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor package and method |
Family Cites Families (36)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2002314031A (en) | 2001-04-13 | 2002-10-25 | Fujitsu Ltd | Multichip module |
JP4079604B2 (en) | 2001-05-30 | 2008-04-23 | 株式会社ルネサステクノロジ | Manufacturing method of semiconductor device |
US6504723B1 (en) | 2001-11-15 | 2003-01-07 | Intel Corporation | Electronic assembly having solder thermal interface between a die substrate and a heat spreader |
US6790709B2 (en) | 2001-11-30 | 2004-09-14 | Intel Corporation | Backside metallization on microelectronic dice having beveled sides for effective thermal contact with heat dissipation devices |
US6812548B2 (en) | 2001-11-30 | 2004-11-02 | Intel Corporation | Backside metallization on sides of microelectronic dice for effective thermal contact with heat dissipation devices |
TWI228809B (en) * | 2003-08-07 | 2005-03-01 | Advanced Semiconductor Eng | Flip chip package structure and substrate structure thereof |
US7575955B2 (en) | 2004-01-06 | 2009-08-18 | Ismat Corporation | Method for making electronic packages |
JP4624775B2 (en) * | 2004-12-27 | 2011-02-02 | 富士通セミコンダクター株式会社 | Semiconductor device |
JP2007035688A (en) | 2005-07-22 | 2007-02-08 | Fujitsu Ltd | Semiconductor device and method of manufacturing same |
US8174114B2 (en) | 2005-12-15 | 2012-05-08 | Taiwan Semiconductor Manufacturing Go. Ltd. | Semiconductor package structure with constraint stiffener for cleaning and underfilling efficiency |
JP2007266150A (en) | 2006-03-28 | 2007-10-11 | Fujitsu Ltd | Thermally conductive bonding material, semiconductor package, heat spreader, semiconductor chip, and method of joining semiconductor chip and heat spreader |
US7439617B2 (en) | 2006-06-30 | 2008-10-21 | Intel Corporation | Capillary underflow integral heat spreader |
US7781883B2 (en) | 2008-08-19 | 2010-08-24 | International Business Machines Corporation | Electronic package with a thermal interposer and method of manufacturing the same |
US7977802B2 (en) | 2009-03-05 | 2011-07-12 | Stats Chippac Ltd. | Integrated circuit packaging system with stacked die and method of manufacture thereof |
US7961469B2 (en) | 2009-03-31 | 2011-06-14 | Apple Inc. | Method and apparatus for distributing a thermal interface material |
JP2011044570A (en) | 2009-08-20 | 2011-03-03 | Renesas Electronics Corp | Heat sink, semiconductor device and method for manufacturing heat sink |
US9431316B2 (en) * | 2010-05-04 | 2016-08-30 | STATS ChipPAC Pte. Ltd. | Semiconductor device and method of forming channels in back surface of FO-WLCSP for heat dissipation |
US8574965B2 (en) | 2010-10-22 | 2013-11-05 | Ati Technologies Ulc | Semiconductor chip device with liquid thermal interface material |
KR20120053332A (en) | 2010-11-17 | 2012-05-25 | 삼성전자주식회사 | Semiconductor package and method of forming the same |
US9281228B2 (en) * | 2011-11-01 | 2016-03-08 | Stats Chippac, Ltd. | Semiconductor device and method of forming thermal interface material and heat spreader over semiconductor die |
US20140091461A1 (en) | 2012-09-30 | 2014-04-03 | Yuci Shen | Die cap for use with flip chip package |
US9040349B2 (en) | 2012-11-15 | 2015-05-26 | Amkor Technology, Inc. | Method and system for a semiconductor device package with a die to interposer wafer first bond |
KR101401708B1 (en) | 2012-11-15 | 2014-05-30 | 앰코 테크놀로지 코리아 주식회사 | Semiconductor device and manufacturing method thereof |
US9799592B2 (en) * | 2013-11-19 | 2017-10-24 | Amkor Technology, Inc. | Semicondutor device with through-silicon via-less deep wells |
US9245813B2 (en) | 2013-01-30 | 2016-01-26 | International Business Machines Corporation | Horizontally aligned graphite nanofibers in etched silicon wafer troughs for enhanced thermal performance |
US8901732B2 (en) | 2013-03-12 | 2014-12-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device package and method |
US8987876B2 (en) * | 2013-03-14 | 2015-03-24 | General Electric Company | Power overlay structure and method of making same |
US9583415B2 (en) | 2013-08-02 | 2017-02-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packages with thermal interface material on the sidewalls of stacked dies |
US9076754B2 (en) | 2013-08-02 | 2015-07-07 | Taiwan Semiconductor Manufacturing Company, Ltd. | 3DIC packages with heat sinks attached to heat dissipating rings |
US10163754B2 (en) * | 2013-12-26 | 2018-12-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | Lid design for heat dissipation enhancement of die package |
US9425114B2 (en) | 2014-03-28 | 2016-08-23 | Oracle International Corporation | Flip chip packages |
US9831148B2 (en) * | 2016-03-11 | 2017-11-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Integrated fan-out package including voltage regulators and methods forming same |
US10002857B2 (en) | 2016-04-12 | 2018-06-19 | Qualcomm Incorporated | Package on package (PoP) device comprising thermal interface material (TIM) in cavity of an encapsulation layer |
US9812374B1 (en) | 2017-03-22 | 2017-11-07 | Xilinix, Inc. | Thermal management device with textured surface for extended cooling limit |
US10529645B2 (en) * | 2017-06-08 | 2020-01-07 | Xilinx, Inc. | Methods and apparatus for thermal interface material (TIM) bond line thickness (BLT) reduction and TIM adhesion enhancement for efficient thermal management |
US10510650B2 (en) * | 2018-02-02 | 2019-12-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of manufacturing semiconductor device packaging structure having through interposer vias and through substrate vias |
-
2017
- 2017-05-31 US US15/609,206 patent/US10770405B2/en active Active
- 2017-08-21 DE DE102017119017.1A patent/DE102017119017A1/en active Pending
- 2017-08-22 TW TW106128495A patent/TWI635588B/en active
- 2017-09-14 KR KR1020170117956A patent/KR102068224B1/en active IP Right Grant
- 2017-11-27 CN CN201711202687.7A patent/CN108987358B/en active Active
-
2018
- 2018-07-30 US US16/049,015 patent/US10707177B2/en active Active
-
2020
- 2020-09-04 US US17/012,255 patent/US11916023B2/en active Active
-
2024
- 2024-01-25 US US18/422,550 patent/US20240162166A1/en active Pending
Also Published As
Publication number | Publication date |
---|---|
US10770405B2 (en) | 2020-09-08 |
DE102017119017A1 (en) | 2018-12-06 |
US11916023B2 (en) | 2024-02-27 |
US20180350755A1 (en) | 2018-12-06 |
TWI635588B (en) | 2018-09-11 |
CN108987358B (en) | 2021-01-22 |
US10707177B2 (en) | 2020-07-07 |
KR20180131320A (en) | 2018-12-10 |
US20200402926A1 (en) | 2020-12-24 |
KR102068224B1 (en) | 2020-01-21 |
TW201903996A (en) | 2019-01-16 |
CN108987358A (en) | 2018-12-11 |
US20180350754A1 (en) | 2018-12-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20240162166A1 (en) | Thermal interface material having different thicknesses in packages | |
US10811394B2 (en) | Devices employing thermal and mechanical enhanced layers and methods of forming same | |
US9793187B2 (en) | 3D packages and methods for forming the same | |
US8816495B2 (en) | Structures and formation methods of packages with heat sinks | |
TWI662667B (en) | Package structure and manufacturing method thereof | |
US8378480B2 (en) | Dummy wafers in 3DIC package assemblies | |
US9034695B2 (en) | Integrated thermal solutions for packaging integrated circuits | |
US11916009B2 (en) | Semiconductor package and manufacturing method thereof | |
US11990351B2 (en) | Semiconductor package and manufacturing method thereof | |
EP3958304A2 (en) | Package structure and method of forming the same | |
US20220336321A1 (en) | Manufacturing method of semiconductor package | |
US11869822B2 (en) | Semiconductor package and manufacturing method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
AS | Assignment |
Owner name: PARABELLUM STRATEGIC OPPORTUNITIES FUND LLC, DELAWARE Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LIMITED;REEL/FRAME:068326/0474 Effective date: 20240719 |