US20240088097A1 - Semiconductor device - Google Patents
Semiconductor device Download PDFInfo
- Publication number
- US20240088097A1 US20240088097A1 US18/187,628 US202318187628A US2024088097A1 US 20240088097 A1 US20240088097 A1 US 20240088097A1 US 202318187628 A US202318187628 A US 202318187628A US 2024088097 A1 US2024088097 A1 US 2024088097A1
- Authority
- US
- United States
- Prior art keywords
- bonding pad
- sub
- conductive
- bonding
- semiconductor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 186
- 239000000758 substrate Substances 0.000 claims abstract description 45
- 230000000149 penetrating effect Effects 0.000 claims abstract description 3
- 230000015654 memory Effects 0.000 claims description 15
- 229910052751 metal Inorganic materials 0.000 claims description 11
- 239000002184 metal Substances 0.000 claims description 11
- 239000012212 insulator Substances 0.000 claims description 4
- 239000010410 layer Substances 0.000 description 70
- 239000011229 interlayer Substances 0.000 description 11
- 238000000034 method Methods 0.000 description 11
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 9
- 239000010949 copper Substances 0.000 description 7
- 239000011810 insulating material Substances 0.000 description 7
- 239000004020 conductor Substances 0.000 description 5
- 230000006870 function Effects 0.000 description 5
- 230000002093 peripheral effect Effects 0.000 description 5
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 4
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 4
- 238000000137 annealing Methods 0.000 description 4
- 229910052802 copper Inorganic materials 0.000 description 4
- 238000005530 etching Methods 0.000 description 4
- 239000010931 gold Substances 0.000 description 4
- 229910052710 silicon Inorganic materials 0.000 description 4
- 239000010703 silicon Substances 0.000 description 4
- 229910052581 Si3N4 Inorganic materials 0.000 description 3
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 3
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 3
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 3
- 150000001875 compounds Chemical class 0.000 description 3
- 239000000463 material Substances 0.000 description 3
- 229910052759 nickel Inorganic materials 0.000 description 3
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 3
- 229910052814 silicon oxide Inorganic materials 0.000 description 3
- 229910052709 silver Inorganic materials 0.000 description 3
- 239000004332 silver Substances 0.000 description 3
- 230000002950 deficient Effects 0.000 description 2
- 229910052732 germanium Inorganic materials 0.000 description 2
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 2
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 2
- 229910052737 gold Inorganic materials 0.000 description 2
- 239000007769 metal material Substances 0.000 description 2
- 239000002356 single layer Substances 0.000 description 2
- 235000012431 wafers Nutrition 0.000 description 2
- KJTLSVCANCCWHF-UHFFFAOYSA-N Ruthenium Chemical compound [Ru] KJTLSVCANCCWHF-UHFFFAOYSA-N 0.000 description 1
- 229910017052 cobalt Inorganic materials 0.000 description 1
- 239000010941 cobalt Substances 0.000 description 1
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- -1 for example Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 229910052707 ruthenium Inorganic materials 0.000 description 1
- 230000003068 static effect Effects 0.000 description 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 1
- 229910052721 tungsten Inorganic materials 0.000 description 1
- 239000010937 tungsten Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/07—Structure, shape, material or disposition of the bonding areas after the connecting process
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76898—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics formed through a semiconductor substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76877—Filling of holes, grooves or trenches, e.g. vias, with conductive material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76897—Formation of self-aligned vias or contact plugs, i.e. involving a lithographically uncritical step
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
- H01L22/30—Structural arrangements specially adapted for testing or measuring during manufacture or treatment, or specially adapted for reliability measurements
- H01L22/34—Circuits for electrically characterising or monitoring manufacturing processes, e. g. whole test die, wafers filled with test structures, on-board-devices incorporated on each die, process control monitors or pad structures thereof, devices in scribe line
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/481—Internal lead connections, e.g. via connections, feedthrough structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0657—Stacked arrangements of devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/18—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different subgroups of the same main group of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B80/00—Assemblies of multiple devices comprising at least one memory device covered by this subclass
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/07—Structure, shape, material or disposition of the bonding areas after the connecting process
- H01L2224/08—Structure, shape, material or disposition of the bonding areas after the connecting process of an individual bonding area
- H01L2224/081—Disposition
- H01L2224/0812—Disposition the bonding area connecting directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding
- H01L2224/08123—Disposition the bonding area connecting directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding the bonding area connecting directly to at least two bonding areas
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/07—Structure, shape, material or disposition of the bonding areas after the connecting process
- H01L2224/08—Structure, shape, material or disposition of the bonding areas after the connecting process of an individual bonding area
- H01L2224/081—Disposition
- H01L2224/0812—Disposition the bonding area connecting directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding
- H01L2224/08135—Disposition the bonding area connecting directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding the bonding area connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/08145—Disposition the bonding area connecting directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding the bonding area connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
- H01L2224/08146—Disposition the bonding area connecting directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding the bonding area connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked the bonding area connecting to a via connection in the body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06541—Conductive via connections through the device, e.g. vertical interconnects, through silicon via [TSV]
Definitions
- This patent document relates to a semiconductor technology, and particularly, a semiconductor device including two or more stacked semiconductor structures.
- a plurality of semiconductor structures may be electrically connected to each other while being stacked in a vertical direction.
- a semiconductor device may include: a first semiconductor structure including a first semiconductor substrate, one or more first conductive patterns disposed over the first semiconductor substrate, a plurality of first conductive plugs connected to each of the one or more first conductive patterns thereover, and a first bonding pad connected to each of the plurality of first conductive plugs thereover; a second semiconductor structure including a second semiconductor substrate, a plurality of second conductive patterns disposed under the second semiconductor substrate, one or more second conductive plugs connected to each of the plurality of second conductive patterns thereunder, and a second bonding pad connected to each of the one or more second conductive plugs thereunder; and two through electrodes penetrating the second semiconductor substrate and respectively connected to two second conductive patterns positioned at opposite ends of the plurality of second conductive patterns, wherein the second bonding pad is bonded to the first bonding pad so that the plurality of second conductive patterns, the one or more second conductive plugs, the second bonding pad, the first bonding pad, the plurality of first conductive plug
- a semiconductor device may include: a first semiconductor structure including a first bonding pad; and a second semiconductor structure including a second bonding pad electrically connected to the first bonding pad, wherein the first bonding pad includes a plurality of first sub-bonding pads separated from each other, wherein the second bonding pad includes a plurality of second sub-bonding pads separated from each other, and wherein at least one of the plurality of first sub-bonding pads and at least one of the plurality of second sub-bonding pads are bonded to each other.
- FIG. 1 A is a cross-sectional view illustrating a first semiconductor structure according to an embodiment of the present disclosure.
- FIG. 1 B is a plan view illustrating one first conductive pattern of the first semiconductor structure of FIG. 1 A and a first conductive plug/first bonding pad connected thereto.
- FIG. 2 A is a cross-sectional view illustrating a second semiconductor structure according to an embodiment of the present disclosure.
- FIG. 2 B is a plan view illustrating one second conductive pattern of the second semiconductor structure of FIG. 2 A and a second conductive plug/second bonding pad connected thereto.
- FIG. 3 A is a cross-sectional view illustrating a semiconductor device in which the first semiconductor structure of FIG. 1 A and the second semiconductor structure of FIG. 2 B are stacked.
- FIG. 3 B is a plan view corresponding to a part R 1 of FIG. 3 A
- FIG. 4 is a cross-sectional view illustrating a semiconductor device in which through electrodes are further formed in the semiconductor device of FIG. 3 A .
- FIG. 5 is a view illustrating alignment between the first bonding pad and the second bonding pad of the semiconductor device of FIG. 4 .
- FIG. 6 is a cross-sectional view illustrating a semiconductor device according to another embodiment of the present disclosure.
- FIG. 7 is a plan view corresponding to a part R 1 of FIG. 6 .
- FIG. 8 is a view illustrating alignment between the first bonding pad and the second bonding pad of the semiconductor device of FIG. 6 .
- first layer in a described or illustrated multi-layer structure when referred to as being “on” or “over” a second layer or “on” or “over” a substrate, the first layer may be directly formed on the second layer or the substrate but may also represent a structure where one or more other intermediate layers may exist between the first layer and the second layer or the substrate.
- a semiconductor structure may mean a semiconductor chip, wafer, or the like, including a circuit and/or wiring structure performing a predetermined function.
- a semiconductor device may include two or more semiconductor structures that are stacked in a vertical direction and electrically connected to each other.
- FIG. 1 A is a cross-sectional view illustrating a first semiconductor structure according to an embodiment of the present disclosure
- FIG. 1 B is a plan view illustrating one first conductive pattern of the first semiconductor structure of FIG. 1 A and a first conductive plug/first bonding pad connected thereto.
- the cross-sectional view of FIG. 1 A is taken along a line A-A′ of FIG. 1 B .
- a first semiconductor structure 100 of the present embodiment may include a first semiconductor substrate 110 , a first wiring part WP 1 disposed over the first semiconductor substrate 110 , and a first bonding pad 152 and a first insulating layer 154 disposed over the first wiring part WP 1 .
- the first semiconductor substrate 110 may include a semiconductor material such as silicon or germanium, and may have a first surface 111 , a second surface 112 , and a side surface connecting them to each other.
- the first surface 111 may correspond to a front surface and/or an active surface on which the first wiring part WP 1 is disposed, and the second surface 112 may correspond to a rear surface and/or an inactive surface positioned opposite to the front surface.
- the first wiring part WP 1 may be disposed over the first surface 111 of the first semiconductor substrate 110 .
- the first wiring part WP 1 may include a circuit and/or wiring structure performing various functions, and may be formed of a combination of one or more insulating layers and one or more conductive layers.
- the first wiring part WP 1 may include a conductive structure forming a daisy chain connection structure together with a conductive structure of a second wiring part (see WP 2 of FIG. 2 A ) to be described later.
- the first wiring part WP 1 may include a connection pattern 122 , a first conductive pattern 132 , and a first conductive plug 142 that are vertically stacked from the first surface 111 of the first semiconductor substrate 110 .
- first conductive patterns 132 may be formed. When a plurality of first conductive patterns 132 are formed, they may be spaced apart from each other along a cross-sectional direction, that is, a direction parallel to the line A-A′, while being positioned at the same level in the vertical direction.
- a direction parallel to the first surface 111 of the first semiconductor substrate 110 and parallel to the line A-A′ will be referred to as a first direction
- a direction parallel to the first surface 111 of the first semiconductor substrate 110 and perpendicular to the line A-A′ will be referred to as a second direction.
- first conductive patterns 132 may have a plate shape in a plan view.
- the sizes of the first conductive patterns 132 in a plan view may be the same, or at least one of the sizes of the first conductive patterns 132 may be different from another one. For example, as shown in this drawing, the size of each of two first conductive patterns 132 positioned at both ends in the first direction may be larger than that of another first conductive pattern 132 .
- a plurality of first conductive plugs 142 connected to respective first conductive patterns 132 may be disposed over respective first conductive patterns 132 .
- each first conductive pattern 132 may be connected to 2*2, that is, four first conductive plugs 142 that are arranged along the first and second directions.
- the present disclosure is not limited thereto, and the plurality of first conductive plugs 142 may be arranged in various forms.
- the plurality of first conductive plugs 142 may be positioned at the same level as each other in the vertical direction.
- the first conductive plug 142 may have a columnar shape, and may have a smaller size than the first conductive pattern 132 in a plan view.
- connection pattern 122 may be connected to at least one first conductive pattern 132 , and may be disposed thereunder. In the present embodiment, three connection patterns 122 may be disposed under each of two first conductive patterns 132 positioned at both ends in the first direction. However, the present disclosure is not limited thereto. For example, the location and number of the connection patterns 122 may be variously modified as long as the connection pattern 122 electrically connects the at least one first conductive pattern 132 and the first semiconductor substrate 110 .
- the connection pattern 122 may have a columnar shape, and may have a size smaller than that of the first conductive pattern 132 in a plan view.
- connection pattern 122 , the first conductive pattern 132 , and the first conductive plug 142 may be buried in a plurality of interlayer insulating layers 124 , 134 , 144 , and 146 .
- interlayer insulating layers 124 , 134 , 144 , and 146 are illustrated, but the number of interlayer insulating layers may be variously modified.
- the first wiring part WP 1 may further include a circuit and/or wiring structure variously implemented according to the function or type of the first semiconductor structure 100 , in addition to the connection pattern 122 , the first conductive pattern 132 , and the first conductive plug 142 .
- the first semiconductor structure 100 is a memory chip including a volatile memory such as DRAM (Dynamic Random Access Memory) or SRAM (Static RAM), a non-volatile memory such as NAND flash, RRAM (Resistive RAM), PRAM (Phase-change RAM), MRAM (Magneto-resistive RAM), or FRAM (ferroelectric RAM), or the like
- the first wiring part WP 1 may include a memory cell array including a plurality of memory cells.
- the first wiring part WP 1 may include the peripheral circuit.
- the first bonding pad 152 may be formed to overlap and connect to each first conductive plug 142 over each first conductive plug 142 , and thus, a plurality of first bonding pads 152 may be arranged at the same or substantially the same, location as the first conductive plugs 142 in a plan view.
- the first bonding pad 152 may have the same shape and size as the first conductive plug 142 in a plan view.
- the present disclosure is not limited thereto, and the first bonding pad 152 and the first conductive plug 142 may have different shapes and/or sizes as long as they overlap and connect to each other.
- the first bonding pad 152 may be for electrically connecting the first semiconductor structure 100 to a second semiconductor structure (see 200 of FIG. 2 A ) to be described later.
- the first bonding pad 152 may include various conductive materials, and may have a single-layer structure or a multi-layer structure.
- the first bonding pad 152 may include a metal material that can be bonded to the second bonding pad 252 by metal interdiffusion through a high-temperature annealing process.
- the first bonding pad 152 may include a metal such as copper (Cu), nickel (Ni), tin (Sn), gold (Au), or silver (Ag), a combination thereof, or a compound thereof.
- the first insulating layer 154 may be formed to fill a space between the plurality of first bonding pads 152 over the first wiring part WP 1 .
- the first insulating layer 154 may include various insulating materials.
- the first insulating layer 154 may include an insulating material capable of being combined with the second insulating layer by a covalent bond between the insulating materials.
- the first insulating layer 154 may include silicon oxide or silicon nitride.
- FIG. 2 A is a cross-sectional view illustrating a second semiconductor structure according to an embodiment of the present disclosure
- FIG. 2 B is a plan view illustrating one second conductive pattern of the second semiconductor structure of FIG. 2 A and a second conductive plug/second bonding pad connected thereto.
- the cross-sectional view of FIG. 2 A is taken along a line B-B′ of FIG. 2 B .
- a second semiconductor structure 200 of the present embodiment may include a second semiconductor substrate 210 , a second wiring part WP 2 disposed over the second semiconductor substrate 210 , and a second bonding pad 252 and a second insulating layer 254 disposed over the second wiring part WP 2 .
- the second semiconductor substrate 210 may include a semiconductor material such as silicon or germanium, and may have a first surface 211 , a second surface 212 , and a side surface connecting them to each other.
- the first surface 211 may correspond to a front surface and/or an active surface on which the second wiring part WP 2 is disposed, and the second surface 212 may correspond to a rear surface and/or an inactive surface located opposite to the front surface.
- the second wiring part WP 2 may be disposed over the first surface 211 of the second semiconductor substrate 210 .
- the second wiring part WP 2 may include a circuit and/or wiring structure performing various functions.
- the second wiring part WP 2 may be formed of a combination of one or more insulating layers and one or more conductive layers.
- the second wiring part WP 2 may include a conductive structure forming a daisy chain connection structure together with the first conductive pattern 132 and the first conductive plug 142 of the first wiring part WP 1 .
- the second wiring part WP 2 may include a second conductive pattern 232 and a second conductive plug 242 that are stacked in a vertical direction from the first surface 211 of the second semiconductor substrate 210 .
- a plurality of second conductive patterns 232 may be formed.
- the plurality of second conductive patterns 232 may be spaced apart from each other along the first direction while being positioned at the same level in the vertical direction.
- five second conductive patterns 232 may be arranged in the first direction.
- the present disclosure is not limited thereto, and the number of the second conductive patterns 232 may be variously modified.
- the number of the second conductive patterns 232 may be greater than the number of first conductive patterns 132 by one.
- the second conductive pattern 232 may have a plate shape in a plan view.
- the sizes of the second conductive patterns 232 in a plan view may be the same, or at least one of the sizes of the second conductive patterns 232 may be different from another one.
- the five second conductive patterns 232 may have the same size.
- Two or more second conductive plugs 242 may be connected to each of the second conductive patterns 232 , except for two second conductive patterns 232 positioned at both ends in the first direction.
- each of the second conductive patterns 232 except the two second conductive patterns 232 positioned at both ends, may be connected to 2*2, that is, four second conductive plugs 242 that are arranged along the first and second directions.
- the present disclosure is not limited thereto, and the number of the second conductive plugs 242 may be arranged in various forms.
- At least one second conductive plug 242 may be connected to each of the two second conductive patterns 232 positioned at both ends in the first direction, over each of the two second conductive patterns 232 .
- each of the two second conductive patterns 232 may be electrically connected to a corresponding first conductive pattern 132 .
- a plurality of second conductive plugs 242 may be located at the same level as each other in the vertical direction.
- the second conductive plug 242 may have a columnar shape, and may have a smaller size than the second conductive pattern 232 in a plan view.
- the second conductive pattern 232 and the second conductive plug 242 may be buried in a plurality of interlayer insulating layers 224 , 234 , 244 , and 246 .
- the second conductive pattern 232 may be formed over the lowermost interlayer insulating layer 224 to be electrically insulated from the second semiconductor substrate 210 .
- four interlayer insulating layers 224 , 234 , 244 , and 246 are shown, but the number of interlayer insulating layers may be variously modified.
- the second wiring part WP 2 may include a circuit and/or wiring structure that is implemented in various ways according to the function or type of the second semiconductor structure 200 , in addition to the second conductive pattern 232 and the second conductive plug 242 .
- the second semiconductor structure 200 when the second semiconductor structure 200 is a memory chip including a volatile memory or a non-volatile memory, the second wiring part WP 2 may include a memory cell array including a plurality of memory cells.
- the second semiconductor structure 200 is a logic chip or controller including a peripheral circuit for driving a memory
- the second wiring part WP 2 may include the peripheral circuit.
- the second semiconductor structure 200 may be of the same type as the first semiconductor structure 100 .
- the first and second semiconductor structures 100 and 200 may include the same type of memory.
- the second semiconductor structure 200 may be of a different type from the first semiconductor structure 100 .
- the first and second semiconductor structures 100 and 200 may include different types of memories, or one of the first and second semiconductor structures 100 and 200 may include a memory and the other of the first and second semiconductor structures 100 and 200 may include a peripheral circuit.
- the second bonding pad 252 may be formed to overlap and connect to each second conductive plug 242 and be disposed over each second conductive plug 242 , and thus, a plurality of second bonding pads 252 may be arranged at the same or substantially the same, location as the second conductive plugs 242 in a plan view.
- the second bonding pad 252 may have the same shape and size as the second conductive plug 242 in a plan view.
- the present disclosure is not limited thereto, and the second bonding pad 252 and the second conductive plug 242 may have different shapes and/or sizes as long as they overlap and connect to each other.
- the second bonding pad 252 may be for electrically connecting the second semiconductor structure 200 to the aforementioned first semiconductor structure 100 .
- the second bonding pad 252 may include various conductive materials, and may have a single-layer structure or a multi-layer structure.
- the second bonding pad 252 may include a metal material that can be bonded to the first bonding pad 152 by metal interdiffusion through a high-temperature annealing process.
- the second bonding pad 252 may include a metal such as copper (Cu), nickel (Ni), tin (Sn), gold (Au), or silver (Ag), a combination thereof, or a compound thereof.
- the second insulating layer 254 may be formed to fill a space between the second bonding pads 252 over the second wiring part WP 2 .
- the second insulating layer 254 may include various insulating materials.
- the second insulating layer 254 may include an insulating material capable of being combined with the first insulating layer 154 by a covalent bond between the insulating materials.
- the second insulating layer 254 may include silicon oxide or silicon nitride.
- the first semiconductor structure 100 and the second semiconductor structure 200 may be bonded to each other in which the first bonding pad 152 and the second bonding pad 252 face each other and the first insulating layer 154 and the second insulating layer 254 face each other.
- the second semiconductor structure 200 may be disposed over and bonded to the first semiconductor structure 100 in which the first surface 211 of the second semiconductor substrate 210 faces downward and the second surface 212 of the semiconductor substrate 210 faces upward. This embodiment will be described with reference to FIGS. 3 A and 3 B .
- FIG. 3 A is a cross-sectional view illustrating a semiconductor device in which the first semiconductor structure of FIG. 1 A and the second semiconductor structure of FIG. 2 B are stacked
- FIG. 3 B is a plan view corresponding to a part R 1 of FIG. 3 A .
- the part R 1 of FIG. 3 A is taken along a line C-C′ of FIG. 3 B .
- a semiconductor device of the present embodiment may include the first semiconductor structure 100 and the second semiconductor structure 200 disposed over the first semiconductor structure 100 .
- the second bonding pad 252 of the second semiconductor structure 200 may be directly bonded to the first bonding pad 152 of the first semiconductor structure 100 , and the second insulating layer 254 of the second semiconductor structure 200 may be directly bonded to the first insulating layer 154 of the first semiconductor structure 100 .
- a high-temperature annealing process may be performed in which the first bonding pad 152 and the first insulating layer 154 of the first semiconductor structure 100 contact the second bonding pad 252 and the second insulating layer 254 of the second semiconductor structure 200 , respectively.
- the first bonding pads 152 and the second bonding pads 252 may be bonded to each other by interdiffusion of a metal, for example, copper.
- the first bonding pad 152 and the second bonding pad 252 may form a metal-to-metal bond.
- the first insulating layer 154 and the second insulating layer 254 may be combined with each other by a covalent bond formed between the insulating materials forming the first insulating layer 154 and the second insulating layer 254 , for example, silicon oxide or silicon nitride. That is, the first insulating layer 154 and the second insulating layer 254 may form an insulator-to-insulator bond.
- hybrid-bonding between the first semiconductor structure 100 and the second semiconductor structure 200 that is, metal-to-metal bonding and insulator-to-insulator bonding may be achieved.
- first conductive pattern 132 , the first conductive plug 142 , the first bonding pad 152 , the second bonding pad 252 , the second conductive plug 242 , and the second conductive pattern 232 may form a daisy chain.
- each first conductive pattern 132 may be electrically connected to one second conductive pattern 232 through at least one of at least two first conductive plugs 142 connected thereto, the first bonding pad 152 , the second bonding pad 252 , and the second conductive plug 242 that are connected to the at least one of the at least two first conductive plugs 142 , and may be electrically connected a different second conductive pattern 232 through at least another one of the at least two first conductive plugs 142 connected thereto, the first bonding pad 152 , the second bonding pad 252 , and the second conductive plug 242 that are connected to the at least another one of at least two first conductive plugs 142 .
- each first conductive pattern 132 and the another second conductive pattern 232 to which each first conductive pattern 132 is simultaneously connected may be adjacent to each other in the first direction.
- each first conductive pattern 132 may be connected to the second conductive pattern 232 that is positioned on a relatively left side in the first direction through the first conductive plug 142 , the first bonding pad 152 , the second bonding pad 252 , and the second conductive plug 242 that are positioned on a relatively left side, and the second conductive pattern 232 that is positioned relatively on a right side in the first direction through the first conductive plug 142 , the first bonding pad 152 , the second bonding pad 252 , and the second conductive plug 242 that are positioned on a relatively right side.
- each of the remaining second conductive patterns 232 may be electrically connected to one first conductive pattern 132 through at least one of at least two second conductive plugs 242 connected thereto, the second bonding pad 252 , the first bonding pad 152 , and the first conductive plug 142 that are connected to the at least one of the at least two second conductive plugs 242 , and may be electrically connected to another first conductive pattern 132 through at least another one of the at least two second conductive plugs 242 connected thereto, the second bonding pad 252 , the first bonding pad 152 , and the first conductive plug 142 that are connected to the at least another one of the at least two second conductive plugs 242 .
- the one first conductive pattern 132 and the another first conductive pattern 132 to which the second conductive patterns 232 are simultaneously connected may be adjacent to each other in the first direction.
- each of the second conductive patterns 232 may be connected to the first conductive pattern 132 that is positioned on a relatively left side in the first direction through the second conductive plug 242 , the second bonding pad 252 , the first bonding pad 152 , and the first conductive plug 142 that are positioned on a relatively left side, and may be connected to the first conductive pattern 132 that is positioned relatively on a right side in the first direction through the second conductive plug 242 , the second bonding pad 252 , the first bonding pad 152 , and the first conductive plug 142 that are positioned on a relatively right side.
- the two second conductive patterns 232 located at both ends in the first direction may correspond to the start and end points of the daisy chain, respectively.
- the second conductive patterns 232 positioned on one end, for example a left end may be electrically connected to the first conductive pattern 132 positioned on a left end through at least one second conductive plug 242 connected thereto, the second bonding pad 252 , the first bonding pad 152 , and the first conductive plug 142 that are connected to the at least one second conductive plug 242
- the other second conductive patterns 232 positioned on the other end for example a right end, may be electrically connected to the first conductive pattern 132 positioned on a right end through at least one second conductive plug 242 connected thereto, the second bonding pad 252 , the first bonding pad 152 , and the first conductive plug 142 that are connected to the at least one second conductive plug 242 .
- This daisy chain may be formed to verify whether electrical connection between the first semiconductor structure 100 and the second semiconductor structure 200 is formed.
- the plurality of first bonding pads 152 of the first semiconductor structure 100 and the plurality of second bonding pads 252 of the second semiconductor structure 200 are bonded and connected to each other, current may flow through the daisy chain. And, in this case, it may be determined that the electrical connection between the first semiconductor structure 100 and the second semiconductor structure 200 is formed.
- FIG. 4 is a cross-sectional view illustrating a semiconductor device in which through electrodes are further formed in the semiconductor device of FIG. 3 A .
- a semiconductor device of the present embodiment may further include two through electrodes 310 respectively connected to the two second conductive patterns 232 positioned at both ends in the first direction.
- the through electrodes 310 may penetrate the second semiconductor substrate 210 and the interlayer insulating layer 224 under the first surface 211 of the second semiconductor substrate 210 .
- the through electrode 310 may have a columnar shape having one surface exposed from the second surface 212 of the second semiconductor substrate 210 and the other surface connected to the second conductive pattern 232 .
- the through electrode 310 may include various conductive materials.
- the conductive materials for the through second conductive pattern 232 may include a silicon-containing material such as through silicon via (TSV) and, for example, a metal such as copper (Cu), tin (Sn), silver (Ag), tungsten (W), nickel (Ni), ruthenium (Ru), cobalt (Co), or the like, or a compound of this metal.
- the through electrode 310 may be formed by forming a trench exposing the second conductive pattern 232 by etching the second semiconductor substrate 210 and the interlayer insulating layer 224 from the second surface 212 of the second semiconductor substrate 210 , and filling the trench with a conductive material. At this time, a large amount of charge may be generated during the etching process, and this charge may escape to the first semiconductor substrate 110 through the second conductive pattern 232 , the second conductive plug 242 , the second bonding pad 252 , the first bonding pad 152 , the first conductive plug 142 , the first conductive pattern 132 , and the connection pattern 122 . That is, the connection pattern 122 may not be a component of the daisy chain, but may be a component for withdrawing charge to the first semiconductor substrate 110 .
- first bonding pad 152 and the second bonding pad 252 may be normally connected, it may be necessary for the first bonding pad 152 and the second bonding pad 252 to be aligned with each other.
- misalignment may actually occur during the fabricating processes, and problems in this case will be described in more detail with reference to FIG. 5 .
- FIG. 5 is a view illustrating alignment between the first bonding pad and the second bonding pad of the semiconductor device of FIG. 4 .
- the alignment may depend on whether the centers coincide, and may be independent of the sizes of the first and second bonding pads 152 and 252 in a plan view.
- the size of the first bonding pad 152 is shown to be larger than the size of the second bonding pad 252 , but the invention of the present disclosure is not limited thereto.
- the size of the first bonding pad 152 may be smaller than the size of the second bonding pad 252 , or the size of the first bonding pad 152 may be the same or substantially the same, as the size of the second bonding pad 252 .
- first bonding pad 152 and the second bonding pad 252 when their centers may not substantially coincide with and/or overlap each other. In this case, as shown, an overlapping area of the first bonding pad 152 and the second bonding pad 252 in a plan view may be reduced. If the overlapping area is too small, the first bonding pad 152 and the second bonding pad 252 may not be electrically connected. Alternatively, even if the first bonding pad 152 and the second bonding pad 252 partially overlap each other in a plan view as shown, a fang phenomenon in which the edge of the first bonding pad 152 and/or the second bonding pad 252 are sunken during the process, may occur.
- the first bonding pad 152 and the second bonding pad 252 may not be electrically connected because there is substantially no contact portion between them.
- An example of the fang phenomenon is shown in a part R 2 of FIG. 4 .
- the first bonding pad 152 and the second bonding pad 252 may not be electrically connected because they do not overlap each other in a plan view.
- first bonding pad 152 and the second bonding pad 252 are not electrically connected, a path through which charges generated in the etching process for forming the through electrode 310 described above escape to the first semiconductor substrate 110 may be cut off. If the charges do not escape, the charge may be accumulated, and thus, a type of burst phenomenon called arching may occur. In this case, the first semiconductor structure 100 and/or the second semiconductor structure 200 may become defective structures that can no longer be used.
- a bonding pad structure enabling electrical connection between a first bonding pad and a second bonding pad may be provided, even if misalignment between the first bonding pad and the second bonding pad occurs.
- FIG. 6 is a cross-sectional view illustrating a semiconductor device according to another embodiment of the present disclosure
- FIG. 7 is a plan view corresponding to a part R 1 of FIG. 6 .
- the part R 1 of FIG. 6 is taken along a line D-D′ of FIG. 7 .
- Detailed descriptions of parts the same or substantially the same, as those of the aforementioned embodiment will be omitted.
- a semiconductor device of the present embodiment may include a first semiconductor structure 400 , a second semiconductor structure 500 disposed over the first semiconductor structure 400 , and through electrodes 610 .
- the first semiconductor structure 400 may include a first semiconductor substrate 410 , a connection pattern 422 , a first conductive pattern 432 , a first conductive plug 442 , interlayer insulating layers 424 , 434 , 444 , and 446 , a first bonding pad 452 , and a first insulating layer 454 .
- components of the first semiconductor structure 400 may be the same or substantially the same, as the corresponding components of the first semiconductor structure 100 of the above-described embodiment.
- the second semiconductor structure 500 may include a second semiconductor substrate 510 , a second conductive pattern 532 , a second conductive plug 542 , interlayer insulating layers 524 , 534 , 544 , and 546 , a second bonding pad 552 , and a second insulating layer 554 .
- components of the second semiconductor structure 500 may be the same or substantially the same, as the corresponding components of the second semiconductor structure 200 of the above-described embodiment.
- the through electrode 610 may be the same or substantially the same, as the through electrode 310 of the above-described embodiment.
- the first bonding pad 452 may include a plurality of first sub-bonding pads 452 A, 452 B, and 452 C that are separated from each other.
- Each of the plurality of first sub-bonding pads 452 A, 452 B, and 452 C may have a bar shape or a shape similar thereto in which a length in one direction is longer than a length in another direction crossing the one direction.
- each of the plurality of first sub-bonding pads 452 A, 452 B, and 452 C may have a bar shape in which a length in a first direction parallel to the line D-D′ is greater than a length in a second direction perpendicular to the line D-D′.
- the plurality of first sub-bonding pads 452 A, 452 B, and 452 C may be spaced apart from each other in the second direction.
- the number of first sub-bonding pads may be variously modified.
- the plurality of first sub-bonding pads 452 A, 452 B, and 452 C may commonly contact and be connected to a corresponding first conductive plug 442 .
- the first insulating layer 454 may be formed to fill a space between the first sub-bonding pads 452 A, 452 B, and 452 C.
- the second bonding pad 552 may include a plurality of second sub-bonding pads 552 A, 552 B, and 552 C that are separated from each other.
- Each of the plurality of second sub-bonding pads 552 A, 552 B, and 552 C may have a bar shape or a shape similar thereto in which a length in one direction is longer than a length in another direction crossing the one direction.
- directions of the long sides of the plurality of second sub-bonding pads 552 A, 552 B, and 552 C may intersect with directions of the long sides of the plurality of first sub-bonding pads 452 A, 452 B, and 452 C.
- each of the plurality of second sub-bonding pads 552 A, 552 B, and 552 C may have a bar shape in which a length in the first direction is shorter than a length in the second direction.
- the plurality of second sub-bonding pads 552 A, 552 B, and 552 C may be spaced apart from each other in the first direction.
- the number of second sub-bonding pads may be variously modified.
- the number of second sub-bonding pads may be the same as the number of first sub-bonding pads.
- the plurality of second sub-bonding pads 552 A, 552 B, and 552 C may commonly contact and be connected to a corresponding second conductive plug 542 .
- the second insulating layer 554 may be formed to fill a space between the second sub-bonding pads 552 A, 552 B, and 552 C.
- the plurality of first sub-bonding pads 452 A, 452 B, and 452 C may be connected to the plurality of corresponding second sub-bonding pads 552 A, 552 B, and 552 C by metal-to-metal bonding, and the first insulating layer 454 and the second insulating layer 554 may be connected to each other by insulator-to-insulator bonding.
- the first bonding pad 452 and the second bonding pad 552 may still be electrically connected. This will be described in more detail with reference to FIG. 8 .
- FIG. 8 is a view illustrating alignment between the first bonding pad and the second bonding pad of the semiconductor device of FIG. 6 .
- each of the plurality of first sub-bonding pads 452 A, 452 B, and 452 C in the second direction will be hereinafter referred to as a width. This width may be constant or substantially constant and be designated W 1 .
- a distance from one of the plurality of first sub-bonding pads 452 A, 452 B, and 452 C to an adjacent one of the plurality of first sub-bonding pads 452 A, 452 B, and 452 C in the second direction will be referred to as a pitch of the first sub-bonding pads 452 A, 452 B, and 452 C. This pitch may be constant or substantially constant and be designated P 1 .
- the length of each of the plurality of second sub-bonding pads 552 A, 552 B, and 552 C in the first direction will be hereinafter referred to as a width.
- This width may be constant or substantially constant and be designated W 2 .
- This width W 2 may be the same or substantially the same, as the width W 1 .
- a distance from one of the plurality of second sub-bonding pads 552 A, 552 B, and 552 C to an adjacent one of the plurality of second sub-bonding pads 552 A, 552 B, and 552 C in the first direction will be referred to as a pitch of the second sub-bonding pads 552 A, 552 B, and 552 C.
- This pitch may be constant or substantially constant and be designated P 2 .
- the pitch P 2 may be the same or substantially the same, as the pitch P 1 .
- the width W 1 and length of each of the first sub-bonding pads 452 A, 452 B, and 452 C may be the same or substantially the same, as the respective width W 2 and length of each of the second sub-bonding pads 552 A, 552 B, and 552 C.
- the number of the first sub-bonding pads 452 A, 452 B, and 452 C may be equal to the number of the second sub-bonding pads 552 A, 552 B, and 552 C.
- the pitch P 1 of the first sub-bonding pads 452 A, 452 B, and 452 C may be the same or substantially the same, as the pitch P 2 of the second sub-bonding pads 552 A, 552 B, and 552 C.
- both short sides of each of the first sub-bonding pads 452 A, 452 B, and 452 C in the first direction may be aligned with the long sides of the second sub-bonding pads 552 A and 552 C located at both ends, and both short sides of each of the second sub-bonding pads 552 A, 552 B and 552 C in the second direction may be aligned with the long sides of the first sub-bonding pads 452 A and 452 C located at both ends.
- At least one of the plurality of first sub-bonding pads 452 A, 452 B, and 452 C constituting the first bonding pad 452 may not overlap or contact at least one of the plurality of second sub-bonding pads 552 A, 552 B, and 552 C constituting the second bonding pad 552 .
- the first sub-bonding pad 452 C positioned at the bottom of the first sub-bonding pads 452 A, 452 B, and 452 C may not have a portion overlapping the second bonding pad 552
- the second sub-bonding pad 552 A positioned at the left side of the second sub-bonding pads 552 A, 5528 , and 552 C may not have a portion overlapping the first bonding pad 452 . Accordingly, only four contact portions indicated by the see hatched areas may be formed. However, even in this case, since contact between the first bonding pad 452 and the second bonding pad 552 is secured, electrical connection between the first bonding pad 452 and the second bonding pad 552 may still be formed.
- each of the plurality of first sub-bonding pads 452 A, 4528 , and 452 C and the plurality of second sub-bonding pads 552 A, 5528 , and 552 C has a bar shape, a fang phenomenon may be less likely to occur compared to a case in which a first bonding pad or a second bonding pad has a plate shape, and thus, problems due to the fang phenomenon may be removed.
- first bonding pad 452 and the second bonding pad 552 are electrically connected, a path through which charges generated during the etching process for forming the through electrode 610 escape to the first semiconductor substrate 410 may be secured. This may prevent the first semiconductor structure 100 and/or the second semiconductor structure 200 from being defective structures.
- the shape of the bonding pads as described in FIG. 8 is not applied only to a semiconductor device having a daisy chain structure as shown in FIG. 6 .
- it may be applied to all semiconductor devices requiring electrical connection between the bonding pads even if misalignment occurs between the bonding pads.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Automation & Control Theory (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
A semiconductor device includes: a first semiconductor structure including a first semiconductor substrate, one or more first conductive patterns, a plurality of first conductive plugs, and a first bonding pad; a second semiconductor structure including a second semiconductor substrate, a plurality of second conductive patterns, one or more second conductive plugs, and a second bonding pad; and two through electrodes penetrating the second semiconductor substrate and respectively connected to two second conductive patterns positioned at opposite ends of the plurality of second conductive patterns, wherein the second bonding pad is bonded to the first bonding pad so that the plurality of second conductive patterns, the one or more second conductive plugs, the second bonding pad, the first bonding pad, the plurality of first conductive plugs, and the one or more first conductive patterns form a daisy chain.
Description
- This application claims priority under 35 U.S.C. § 119 to Korean Patent Application No. 10-2022-0115504 filed on Sep. 14, 2022, which is incorporated herein by reference in its entirety.
- This patent document relates to a semiconductor technology, and particularly, a semiconductor device including two or more stacked semiconductor structures.
- Electronic products require high-capacity data processing even though their volumes are getting smaller. Accordingly, semiconductor structures such as semiconductor chips and wafers used in these electronic products are also required to be thin and small. Furthermore, embedding a plurality of semiconductor structures in one semiconductor device is being implemented.
- A plurality of semiconductor structures may be electrically connected to each other while being stacked in a vertical direction.
- In an embodiment, a semiconductor device may include: a first semiconductor structure including a first semiconductor substrate, one or more first conductive patterns disposed over the first semiconductor substrate, a plurality of first conductive plugs connected to each of the one or more first conductive patterns thereover, and a first bonding pad connected to each of the plurality of first conductive plugs thereover; a second semiconductor structure including a second semiconductor substrate, a plurality of second conductive patterns disposed under the second semiconductor substrate, one or more second conductive plugs connected to each of the plurality of second conductive patterns thereunder, and a second bonding pad connected to each of the one or more second conductive plugs thereunder; and two through electrodes penetrating the second semiconductor substrate and respectively connected to two second conductive patterns positioned at opposite ends of the plurality of second conductive patterns, wherein the second bonding pad is bonded to the first bonding pad so that the plurality of second conductive patterns, the one or more second conductive plugs, the second bonding pad, the first bonding pad, the plurality of first conductive plugs, and the one or more first conductive patterns form a daisy chain.
- In another embodiment, a semiconductor device may include: a first semiconductor structure including a first bonding pad; and a second semiconductor structure including a second bonding pad electrically connected to the first bonding pad, wherein the first bonding pad includes a plurality of first sub-bonding pads separated from each other, wherein the second bonding pad includes a plurality of second sub-bonding pads separated from each other, and wherein at least one of the plurality of first sub-bonding pads and at least one of the plurality of second sub-bonding pads are bonded to each other.
-
FIG. 1A is a cross-sectional view illustrating a first semiconductor structure according to an embodiment of the present disclosure. -
FIG. 1B is a plan view illustrating one first conductive pattern of the first semiconductor structure ofFIG. 1A and a first conductive plug/first bonding pad connected thereto. -
FIG. 2A is a cross-sectional view illustrating a second semiconductor structure according to an embodiment of the present disclosure. -
FIG. 2B is a plan view illustrating one second conductive pattern of the second semiconductor structure ofFIG. 2A and a second conductive plug/second bonding pad connected thereto. -
FIG. 3A is a cross-sectional view illustrating a semiconductor device in which the first semiconductor structure ofFIG. 1A and the second semiconductor structure ofFIG. 2B are stacked. -
FIG. 3B is a plan view corresponding to a part R1 ofFIG. 3A -
FIG. 4 is a cross-sectional view illustrating a semiconductor device in which through electrodes are further formed in the semiconductor device ofFIG. 3A . -
FIG. 5 is a view illustrating alignment between the first bonding pad and the second bonding pad of the semiconductor device ofFIG. 4 . -
FIG. 6 is a cross-sectional view illustrating a semiconductor device according to another embodiment of the present disclosure. -
FIG. 7 is a plan view corresponding to a part R1 ofFIG. 6 . -
FIG. 8 is a view illustrating alignment between the first bonding pad and the second bonding pad of the semiconductor device ofFIG. 6 . - Hereinafter, various embodiments of the disclosure will be described in detail with reference to the accompanying drawings.
- The drawings are not necessarily drawn to scale. In some instances, proportions of at least some structures in the drawings may have been exaggerated in order to clearly illustrate certain features of the described embodiments. In presenting a specific example in a drawing or description having two or more layers in a multi-layer structure, the relative positioning relationship of such layers or the sequence of arranging the layers as shown reflects a particular implementation for the described or illustrated example and a different relative positioning relationship or sequence of arranging the layers may be possible. In addition, a described or illustrated example of a multi-layer structure might not reflect all layers present in that particular multilayer structure (e.g., one or more additional layers may be present between two illustrated layers). As a specific example, when a first layer in a described or illustrated multi-layer structure is referred to as being “on” or “over” a second layer or “on” or “over” a substrate, the first layer may be directly formed on the second layer or the substrate but may also represent a structure where one or more other intermediate layers may exist between the first layer and the second layer or the substrate.
- In the following description, a semiconductor structure may mean a semiconductor chip, wafer, or the like, including a circuit and/or wiring structure performing a predetermined function. Also, a semiconductor device may include two or more semiconductor structures that are stacked in a vertical direction and electrically connected to each other. Hereinafter, it will be described in more detail with reference to the drawings.
-
FIG. 1A is a cross-sectional view illustrating a first semiconductor structure according to an embodiment of the present disclosure, andFIG. 1B is a plan view illustrating one first conductive pattern of the first semiconductor structure ofFIG. 1A and a first conductive plug/first bonding pad connected thereto. The cross-sectional view ofFIG. 1A is taken along a line A-A′ ofFIG. 1B . - Referring to
FIGS. 1A and 1B , afirst semiconductor structure 100 of the present embodiment may include afirst semiconductor substrate 110, a first wiring part WP1 disposed over thefirst semiconductor substrate 110, and afirst bonding pad 152 and afirst insulating layer 154 disposed over the first wiring part WP1. - The
first semiconductor substrate 110 may include a semiconductor material such as silicon or germanium, and may have afirst surface 111, asecond surface 112, and a side surface connecting them to each other. Thefirst surface 111 may correspond to a front surface and/or an active surface on which the first wiring part WP1 is disposed, and thesecond surface 112 may correspond to a rear surface and/or an inactive surface positioned opposite to the front surface. - The first wiring part WP1 may be disposed over the
first surface 111 of thefirst semiconductor substrate 110. The first wiring part WP1 may include a circuit and/or wiring structure performing various functions, and may be formed of a combination of one or more insulating layers and one or more conductive layers. For example, in the present embodiment, the first wiring part WP1 may include a conductive structure forming a daisy chain connection structure together with a conductive structure of a second wiring part (see WP2 ofFIG. 2A ) to be described later. For example, the first wiring part WP1 may include aconnection pattern 122, a firstconductive pattern 132, and a firstconductive plug 142 that are vertically stacked from thefirst surface 111 of thefirst semiconductor substrate 110. - One or more first
conductive patterns 132 may be formed. When a plurality of firstconductive patterns 132 are formed, they may be spaced apart from each other along a cross-sectional direction, that is, a direction parallel to the line A-A′, while being positioned at the same level in the vertical direction. Hereinafter, for convenience of description, a direction parallel to thefirst surface 111 of thefirst semiconductor substrate 110 and parallel to the line A-A′ will be referred to as a first direction, and a direction parallel to thefirst surface 111 of thefirst semiconductor substrate 110 and perpendicular to the line A-A′ will be referred to as a second direction. Although the case in which four firstconductive patterns 132 are arranged in the first direction has been described in the present embodiment, the present disclosure is not limited thereto. As long as the number of the firstconductive patterns 132 is one or more, the number and arrangement of the firstconductive patterns 132 may be variously modified. The firstconductive pattern 132 may have a plate shape in a plan view. The sizes of the firstconductive patterns 132 in a plan view may be the same, or at least one of the sizes of the firstconductive patterns 132 may be different from another one. For example, as shown in this drawing, the size of each of two firstconductive patterns 132 positioned at both ends in the first direction may be larger than that of another firstconductive pattern 132. - A plurality of first
conductive plugs 142 connected to respective firstconductive patterns 132 may be disposed over respective firstconductive patterns 132. In the present embodiment, each firstconductive pattern 132 may be connected to 2*2, that is, four firstconductive plugs 142 that are arranged along the first and second directions. However, the present disclosure is not limited thereto, and the plurality of firstconductive plugs 142 may be arranged in various forms. The plurality of firstconductive plugs 142 may be positioned at the same level as each other in the vertical direction. The firstconductive plug 142 may have a columnar shape, and may have a smaller size than the firstconductive pattern 132 in a plan view. - At least one
connection pattern 122 may be connected to at least one firstconductive pattern 132, and may be disposed thereunder. In the present embodiment, threeconnection patterns 122 may be disposed under each of two firstconductive patterns 132 positioned at both ends in the first direction. However, the present disclosure is not limited thereto. For example, the location and number of theconnection patterns 122 may be variously modified as long as theconnection pattern 122 electrically connects the at least one firstconductive pattern 132 and thefirst semiconductor substrate 110. Theconnection pattern 122 may have a columnar shape, and may have a size smaller than that of the firstconductive pattern 132 in a plan view. - The
connection pattern 122, the firstconductive pattern 132, and the firstconductive plug 142 may be buried in a plurality ofinterlayer insulating layers interlayer insulating layers - The first wiring part WP1 may further include a circuit and/or wiring structure variously implemented according to the function or type of the
first semiconductor structure 100, in addition to theconnection pattern 122, the firstconductive pattern 132, and the firstconductive plug 142. For example, when thefirst semiconductor structure 100 is a memory chip including a volatile memory such as DRAM (Dynamic Random Access Memory) or SRAM (Static RAM), a non-volatile memory such as NAND flash, RRAM (Resistive RAM), PRAM (Phase-change RAM), MRAM (Magneto-resistive RAM), or FRAM (ferroelectric RAM), or the like, the first wiring part WP1 may include a memory cell array including a plurality of memory cells. Alternatively, for example, when thefirst semiconductor structure 100 is a logic chip or controller including a peripheral circuit for driving a memory, the first wiring part WP1 may include the peripheral circuit. - The
first bonding pad 152 may be formed to overlap and connect to each firstconductive plug 142 over each firstconductive plug 142, and thus, a plurality offirst bonding pads 152 may be arranged at the same or substantially the same, location as the firstconductive plugs 142 in a plan view. In the present embodiment, thefirst bonding pad 152 may have the same shape and size as the firstconductive plug 142 in a plan view. However, the present disclosure is not limited thereto, and thefirst bonding pad 152 and the firstconductive plug 142 may have different shapes and/or sizes as long as they overlap and connect to each other. Thefirst bonding pad 152 may be for electrically connecting thefirst semiconductor structure 100 to a second semiconductor structure (see 200 ofFIG. 2A ) to be described later. Thefirst bonding pad 152 may include various conductive materials, and may have a single-layer structure or a multi-layer structure. For example, when thefirst bonding pad 152 is directly bonded to a second bonding pad (see 252 ofFIGS. 2A and 2B ) of the second semiconductor structure to be described later to form a hybrid-bonding structure, thefirst bonding pad 152 may include a metal material that can be bonded to thesecond bonding pad 252 by metal interdiffusion through a high-temperature annealing process. For example, thefirst bonding pad 152 may include a metal such as copper (Cu), nickel (Ni), tin (Sn), gold (Au), or silver (Ag), a combination thereof, or a compound thereof. - The first insulating
layer 154 may be formed to fill a space between the plurality offirst bonding pads 152 over the first wiring part WP1. The first insulatinglayer 154 may include various insulating materials. For example, when the first insulatinglayer 154 is directly bonded to a second insulating layer (see 254 ofFIG. 2A ) of the second semiconductor structure (200 ofFIG. 2A ) to form a hybrid-bonding structure, the first insulatinglayer 154 may include an insulating material capable of being combined with the second insulating layer by a covalent bond between the insulating materials. For example, the first insulatinglayer 154 may include silicon oxide or silicon nitride. -
FIG. 2A is a cross-sectional view illustrating a second semiconductor structure according to an embodiment of the present disclosure, andFIG. 2B is a plan view illustrating one second conductive pattern of the second semiconductor structure ofFIG. 2A and a second conductive plug/second bonding pad connected thereto. The cross-sectional view ofFIG. 2A is taken along a line B-B′ ofFIG. 2B . - Referring to
FIGS. 2A and 2B , asecond semiconductor structure 200 of the present embodiment may include asecond semiconductor substrate 210, a second wiring part WP2 disposed over thesecond semiconductor substrate 210, and asecond bonding pad 252 and a second insulatinglayer 254 disposed over the second wiring part WP2. - The
second semiconductor substrate 210 may include a semiconductor material such as silicon or germanium, and may have afirst surface 211, asecond surface 212, and a side surface connecting them to each other. Thefirst surface 211 may correspond to a front surface and/or an active surface on which the second wiring part WP2 is disposed, and thesecond surface 212 may correspond to a rear surface and/or an inactive surface located opposite to the front surface. - The second wiring part WP2 may be disposed over the
first surface 211 of thesecond semiconductor substrate 210. The second wiring part WP2 may include a circuit and/or wiring structure performing various functions. The second wiring part WP2 may be formed of a combination of one or more insulating layers and one or more conductive layers. For example, in the present embodiment, the second wiring part WP2 may include a conductive structure forming a daisy chain connection structure together with the firstconductive pattern 132 and the firstconductive plug 142 of the first wiring part WP1. For example, the second wiring part WP2 may include a secondconductive pattern 232 and a secondconductive plug 242 that are stacked in a vertical direction from thefirst surface 211 of thesecond semiconductor substrate 210. - A plurality of second
conductive patterns 232 may be formed. The plurality of secondconductive patterns 232 may be spaced apart from each other along the first direction while being positioned at the same level in the vertical direction. In the present embodiment, five secondconductive patterns 232 may be arranged in the first direction. However, the present disclosure is not limited thereto, and the number of the secondconductive patterns 232 may be variously modified. For example, the number of the secondconductive patterns 232 may be greater than the number of firstconductive patterns 132 by one. The secondconductive pattern 232 may have a plate shape in a plan view. The sizes of the secondconductive patterns 232 in a plan view may be the same, or at least one of the sizes of the secondconductive patterns 232 may be different from another one. For example, as shown in this drawing, the five secondconductive patterns 232 may have the same size. - Two or more second
conductive plugs 242 may be connected to each of the secondconductive patterns 232, except for two secondconductive patterns 232 positioned at both ends in the first direction. In the present embodiment, each of the secondconductive patterns 232, except the two secondconductive patterns 232 positioned at both ends, may be connected to 2*2, that is, four secondconductive plugs 242 that are arranged along the first and second directions. However, the present disclosure is not limited thereto, and the number of the secondconductive plugs 242 may be arranged in various forms. At least one secondconductive plug 242 may be connected to each of the two secondconductive patterns 232 positioned at both ends in the first direction, over each of the two secondconductive patterns 232. As will be described later, since the two secondconductive patterns 232 positioned at both ends in the first direction correspond to the start and end points of the daisy chain, respectively, each of the two secondconductive patterns 232 may be electrically connected to a corresponding firstconductive pattern 132. A plurality of secondconductive plugs 242 may be located at the same level as each other in the vertical direction. The secondconductive plug 242 may have a columnar shape, and may have a smaller size than the secondconductive pattern 232 in a plan view. - The second
conductive pattern 232 and the secondconductive plug 242 may be buried in a plurality ofinterlayer insulating layers conductive pattern 232 may be formed over the lowermostinterlayer insulating layer 224 to be electrically insulated from thesecond semiconductor substrate 210. In the present embodiment, fourinterlayer insulating layers - The second wiring part WP2 may include a circuit and/or wiring structure that is implemented in various ways according to the function or type of the
second semiconductor structure 200, in addition to the secondconductive pattern 232 and the secondconductive plug 242. For example, when thesecond semiconductor structure 200 is a memory chip including a volatile memory or a non-volatile memory, the second wiring part WP2 may include a memory cell array including a plurality of memory cells. Alternatively, for example, when thesecond semiconductor structure 200 is a logic chip or controller including a peripheral circuit for driving a memory, the second wiring part WP2 may include the peripheral circuit. Thesecond semiconductor structure 200 may be of the same type as thefirst semiconductor structure 100. For example, the first andsecond semiconductor structures second semiconductor structure 200 may be of a different type from thefirst semiconductor structure 100. For example, the first andsecond semiconductor structures second semiconductor structures second semiconductor structures - The
second bonding pad 252 may be formed to overlap and connect to each secondconductive plug 242 and be disposed over each secondconductive plug 242, and thus, a plurality ofsecond bonding pads 252 may be arranged at the same or substantially the same, location as the secondconductive plugs 242 in a plan view. In the present embodiment, thesecond bonding pad 252 may have the same shape and size as the secondconductive plug 242 in a plan view. However, the present disclosure is not limited thereto, and thesecond bonding pad 252 and the secondconductive plug 242 may have different shapes and/or sizes as long as they overlap and connect to each other. Thesecond bonding pad 252 may be for electrically connecting thesecond semiconductor structure 200 to the aforementionedfirst semiconductor structure 100. Thesecond bonding pad 252 may include various conductive materials, and may have a single-layer structure or a multi-layer structure. For example, when thesecond bonding pad 252 is directly bonded to thefirst bonding pad 152 of thefirst semiconductor structure 100 described above to form a hybrid-bonding structure, thesecond bonding pad 252 may include a metal material that can be bonded to thefirst bonding pad 152 by metal interdiffusion through a high-temperature annealing process. For example, thesecond bonding pad 252 may include a metal such as copper (Cu), nickel (Ni), tin (Sn), gold (Au), or silver (Ag), a combination thereof, or a compound thereof. - The second
insulating layer 254 may be formed to fill a space between thesecond bonding pads 252 over the second wiring part WP2. The secondinsulating layer 254 may include various insulating materials. For example, when the second insulatinglayer 254 is directly bonded to the first insulatinglayer 154 of thefirst semiconductor structure 100 to form a hybrid-bonding structure, the second insulatinglayer 254 may include an insulating material capable of being combined with the first insulatinglayer 154 by a covalent bond between the insulating materials. For example, the second insulatinglayer 254 may include silicon oxide or silicon nitride. - The
first semiconductor structure 100 and thesecond semiconductor structure 200 may be bonded to each other in which thefirst bonding pad 152 and thesecond bonding pad 252 face each other and the first insulatinglayer 154 and the second insulatinglayer 254 face each other. For example, thesecond semiconductor structure 200 may be disposed over and bonded to thefirst semiconductor structure 100 in which thefirst surface 211 of thesecond semiconductor substrate 210 faces downward and thesecond surface 212 of thesemiconductor substrate 210 faces upward. This embodiment will be described with reference toFIGS. 3A and 3B . -
FIG. 3A is a cross-sectional view illustrating a semiconductor device in which the first semiconductor structure ofFIG. 1A and the second semiconductor structure ofFIG. 2B are stacked, andFIG. 3B is a plan view corresponding to a part R1 ofFIG. 3A . The part R1 ofFIG. 3A is taken along a line C-C′ ofFIG. 3B . - Referring to
FIGS. 3A and 3B , a semiconductor device of the present embodiment may include thefirst semiconductor structure 100 and thesecond semiconductor structure 200 disposed over thefirst semiconductor structure 100. - The
second bonding pad 252 of thesecond semiconductor structure 200 may be directly bonded to thefirst bonding pad 152 of thefirst semiconductor structure 100, and the second insulatinglayer 254 of thesecond semiconductor structure 200 may be directly bonded to the first insulatinglayer 154 of thefirst semiconductor structure 100. For this, a high-temperature annealing process may be performed in which thefirst bonding pad 152 and the first insulatinglayer 154 of thefirst semiconductor structure 100 contact thesecond bonding pad 252 and the second insulatinglayer 254 of thesecond semiconductor structure 200, respectively. During the high-temperature annealing process, thefirst bonding pads 152 and thesecond bonding pads 252 may be bonded to each other by interdiffusion of a metal, for example, copper. That is, thefirst bonding pad 152 and thesecond bonding pad 252 may form a metal-to-metal bond. In this process, the first insulatinglayer 154 and the second insulatinglayer 254 may be combined with each other by a covalent bond formed between the insulating materials forming the first insulatinglayer 154 and the second insulatinglayer 254, for example, silicon oxide or silicon nitride. That is, the first insulatinglayer 154 and the second insulatinglayer 254 may form an insulator-to-insulator bond. Thus, hybrid-bonding between thefirst semiconductor structure 100 and thesecond semiconductor structure 200, that is, metal-to-metal bonding and insulator-to-insulator bonding may be achieved. - Here, the first
conductive pattern 132, the firstconductive plug 142, thefirst bonding pad 152, thesecond bonding pad 252, the secondconductive plug 242, and the secondconductive pattern 232 may form a daisy chain. - More specifically, each first
conductive pattern 132 may be electrically connected to one secondconductive pattern 232 through at least one of at least two firstconductive plugs 142 connected thereto, thefirst bonding pad 152, thesecond bonding pad 252, and the secondconductive plug 242 that are connected to the at least one of the at least two firstconductive plugs 142, and may be electrically connected a different secondconductive pattern 232 through at least another one of the at least two firstconductive plugs 142 connected thereto, thefirst bonding pad 152, thesecond bonding pad 252, and the secondconductive plug 242 that are connected to the at least another one of at least two first conductive plugs 142. Here, the one secondconductive pattern 232 and the another secondconductive pattern 232 to which each firstconductive pattern 132 is simultaneously connected may be adjacent to each other in the first direction. For example, each firstconductive pattern 132 may be connected to the secondconductive pattern 232 that is positioned on a relatively left side in the first direction through the firstconductive plug 142, thefirst bonding pad 152, thesecond bonding pad 252, and the secondconductive plug 242 that are positioned on a relatively left side, and the secondconductive pattern 232 that is positioned relatively on a right side in the first direction through the firstconductive plug 142, thefirst bonding pad 152, thesecond bonding pad 252, and the secondconductive plug 242 that are positioned on a relatively right side. - Similarly, each of the remaining second
conductive patterns 232, except for the two secondconductive patterns 232 positioned at both ends in the first direction, may be electrically connected to one firstconductive pattern 132 through at least one of at least two secondconductive plugs 242 connected thereto, thesecond bonding pad 252, thefirst bonding pad 152, and the firstconductive plug 142 that are connected to the at least one of the at least two secondconductive plugs 242, and may be electrically connected to another firstconductive pattern 132 through at least another one of the at least two secondconductive plugs 242 connected thereto, thesecond bonding pad 252, thefirst bonding pad 152, and the firstconductive plug 142 that are connected to the at least another one of the at least two second conductive plugs 242. Here, the one firstconductive pattern 132 and the another firstconductive pattern 132 to which the secondconductive patterns 232 are simultaneously connected may be adjacent to each other in the first direction. For example, each of the secondconductive patterns 232 may be connected to the firstconductive pattern 132 that is positioned on a relatively left side in the first direction through the secondconductive plug 242, thesecond bonding pad 252, thefirst bonding pad 152, and the firstconductive plug 142 that are positioned on a relatively left side, and may be connected to the firstconductive pattern 132 that is positioned relatively on a right side in the first direction through the secondconductive plug 242, thesecond bonding pad 252, thefirst bonding pad 152, and the firstconductive plug 142 that are positioned on a relatively right side. The two secondconductive patterns 232 located at both ends in the first direction may correspond to the start and end points of the daisy chain, respectively. The secondconductive patterns 232 positioned on one end, for example a left end, may be electrically connected to the firstconductive pattern 132 positioned on a left end through at least one secondconductive plug 242 connected thereto, thesecond bonding pad 252, thefirst bonding pad 152, and the firstconductive plug 142 that are connected to the at least one secondconductive plug 242, and the other secondconductive patterns 232 positioned on the other end, for example a right end, may be electrically connected to the firstconductive pattern 132 positioned on a right end through at least one secondconductive plug 242 connected thereto, thesecond bonding pad 252, thefirst bonding pad 152, and the firstconductive plug 142 that are connected to the at least one secondconductive plug 242. - This daisy chain may be formed to verify whether electrical connection between the
first semiconductor structure 100 and thesecond semiconductor structure 200 is formed. When the plurality offirst bonding pads 152 of thefirst semiconductor structure 100 and the plurality ofsecond bonding pads 252 of thesecond semiconductor structure 200 are bonded and connected to each other, current may flow through the daisy chain. And, in this case, it may be determined that the electrical connection between thefirst semiconductor structure 100 and thesecond semiconductor structure 200 is formed. In order to verify whether current flow through the daisy chain is possible, it may be necessary to form through electrodes respectively connected to the two secondconductive patterns 232 positioned at both ends in the first direction in the semiconductor device ofFIG. 3A . This embodiment will be described with reference toFIG. 4 . -
FIG. 4 is a cross-sectional view illustrating a semiconductor device in which through electrodes are further formed in the semiconductor device ofFIG. 3A . - Referring to
FIG. 4 , a semiconductor device of the present embodiment may further include two throughelectrodes 310 respectively connected to the two secondconductive patterns 232 positioned at both ends in the first direction. The throughelectrodes 310 may penetrate thesecond semiconductor substrate 210 and the interlayer insulatinglayer 224 under thefirst surface 211 of thesecond semiconductor substrate 210. - The through
electrode 310 may have a columnar shape having one surface exposed from thesecond surface 212 of thesecond semiconductor substrate 210 and the other surface connected to the secondconductive pattern 232. For example, the throughelectrode 310 may include various conductive materials. The conductive materials for the through secondconductive pattern 232 may include a silicon-containing material such as through silicon via (TSV) and, for example, a metal such as copper (Cu), tin (Sn), silver (Ag), tungsten (W), nickel (Ni), ruthenium (Ru), cobalt (Co), or the like, or a compound of this metal. - The through
electrode 310 may be formed by forming a trench exposing the secondconductive pattern 232 by etching thesecond semiconductor substrate 210 and the interlayer insulatinglayer 224 from thesecond surface 212 of thesecond semiconductor substrate 210, and filling the trench with a conductive material. At this time, a large amount of charge may be generated during the etching process, and this charge may escape to thefirst semiconductor substrate 110 through the secondconductive pattern 232, the secondconductive plug 242, thesecond bonding pad 252, thefirst bonding pad 152, the firstconductive plug 142, the firstconductive pattern 132, and theconnection pattern 122. That is, theconnection pattern 122 may not be a component of the daisy chain, but may be a component for withdrawing charge to thefirst semiconductor substrate 110. - When different voltages are applied to the two through
electrodes 310, current may flow from one throughelectrode 310 toward the other throughelectrode 310 through the daisy chain (see the dotted line arrow). This current may flow when the plurality offirst bonding pads 152 is normally connected to the plurality ofsecond bonding pads 252, respectively. If at least one of the plurality offirst bonding pads 152 is not connected to a correspondingsecond bonding pad 252, this current flow may be cut off. When current flows from one throughelectrode 310 toward the other throughelectrode 310 via the daisy chain, it may be determined that electrical connection between thefirst semiconductor structure 100 and thesecond semiconductor structure 200 is formed. Conversely, when current does not flow from one throughelectrode 310 toward the other throughelectrode 310 via the daisy chain, it may be determined that electrical connection between thefirst semiconductor structure 100 and thesecond semiconductor structure 200 is not formed. - Meanwhile, in order for the
first bonding pad 152 and thesecond bonding pad 252 to be normally connected, it may be necessary for thefirst bonding pad 152 and thesecond bonding pad 252 to be aligned with each other. However, misalignment may actually occur during the fabricating processes, and problems in this case will be described in more detail with reference toFIG. 5 . -
FIG. 5 is a view illustrating alignment between the first bonding pad and the second bonding pad of the semiconductor device ofFIG. 4 . - Referring to
FIG. 5 , as shown on the left side of the arrow, when thefirst bonding pad 152 and thesecond bonding pad 252 are properly aligned, their centers may substantially coincide with and/or overlap each other. For reference, the alignment may depend on whether the centers coincide, and may be independent of the sizes of the first andsecond bonding pads first bonding pad 152 is shown to be larger than the size of thesecond bonding pad 252, but the invention of the present disclosure is not limited thereto. The size of thefirst bonding pad 152 may be smaller than the size of thesecond bonding pad 252, or the size of thefirst bonding pad 152 may be the same or substantially the same, as the size of thesecond bonding pad 252. - On the other hand, as shown on the right side of the arrow, when the
first bonding pad 152 and thesecond bonding pad 252 are misaligned, their centers may not substantially coincide with and/or overlap each other. In this case, as shown, an overlapping area of thefirst bonding pad 152 and thesecond bonding pad 252 in a plan view may be reduced. If the overlapping area is too small, thefirst bonding pad 152 and thesecond bonding pad 252 may not be electrically connected. Alternatively, even if thefirst bonding pad 152 and thesecond bonding pad 252 partially overlap each other in a plan view as shown, a fang phenomenon in which the edge of thefirst bonding pad 152 and/or thesecond bonding pad 252 are sunken during the process, may occur. Accordingly, thefirst bonding pad 152 and thesecond bonding pad 252 may not be electrically connected because there is substantially no contact portion between them. An example of the fang phenomenon is shown in a part R2 ofFIG. 4 . Alternatively, unlike the drawing, thefirst bonding pad 152 and thesecond bonding pad 252 may not be electrically connected because they do not overlap each other in a plan view. - In any case, when the
first bonding pad 152 and thesecond bonding pad 252 are not electrically connected, a path through which charges generated in the etching process for forming the throughelectrode 310 described above escape to thefirst semiconductor substrate 110 may be cut off. If the charges do not escape, the charge may be accumulated, and thus, a type of burst phenomenon called arching may occur. In this case, thefirst semiconductor structure 100 and/or thesecond semiconductor structure 200 may become defective structures that can no longer be used. - In the following embodiment, a bonding pad structure enabling electrical connection between a first bonding pad and a second bonding pad may be provided, even if misalignment between the first bonding pad and the second bonding pad occurs.
-
FIG. 6 is a cross-sectional view illustrating a semiconductor device according to another embodiment of the present disclosure, andFIG. 7 is a plan view corresponding to a part R1 ofFIG. 6 . The part R1 ofFIG. 6 is taken along a line D-D′ ofFIG. 7 . Detailed descriptions of parts the same or substantially the same, as those of the aforementioned embodiment will be omitted. - Referring to
FIGS. 6 and 7 , a semiconductor device of the present embodiment may include afirst semiconductor structure 400, asecond semiconductor structure 500 disposed over thefirst semiconductor structure 400, and throughelectrodes 610. - The
first semiconductor structure 400 may include afirst semiconductor substrate 410, aconnection pattern 422, a firstconductive pattern 432, a firstconductive plug 442,interlayer insulating layers first bonding pad 452, and a first insulatinglayer 454. Here, except for thefirst bonding pad 452 and the first insulatinglayer 454, components of thefirst semiconductor structure 400 may be the same or substantially the same, as the corresponding components of thefirst semiconductor structure 100 of the above-described embodiment. - The
second semiconductor structure 500 may include asecond semiconductor substrate 510, a secondconductive pattern 532, a secondconductive plug 542,interlayer insulating layers second bonding pad 552, and a second insulatinglayer 554. Here, except for thesecond bonding pad 552 and the second insulatinglayer 554, components of thesecond semiconductor structure 500 may be the same or substantially the same, as the corresponding components of thesecond semiconductor structure 200 of the above-described embodiment. - The through
electrode 610 may be the same or substantially the same, as the throughelectrode 310 of the above-described embodiment. - Here, the
first bonding pad 452 may include a plurality of firstsub-bonding pads sub-bonding pads sub-bonding pads sub-bonding pads sub-bonding pads sub-bonding pads conductive plug 442. The first insulatinglayer 454 may be formed to fill a space between the firstsub-bonding pads - In addition, the
second bonding pad 552 may include a plurality of secondsub-bonding pads sub-bonding pads sub-bonding pads sub-bonding pads sub-bonding pads sub-bonding pads sub-bonding pads sub-bonding pads conductive plug 542. The secondinsulating layer 554 may be formed to fill a space between the secondsub-bonding pads - The plurality of first
sub-bonding pads sub-bonding pads layer 454 and the second insulatinglayer 554 may be connected to each other by insulator-to-insulator bonding. - In this embodiment, even if misalignment between the
first bonding pad 452 and thesecond bonding pad 552 occurs, thefirst bonding pad 452 and thesecond bonding pad 552 may still be electrically connected. This will be described in more detail with reference toFIG. 8 . -
FIG. 8 is a view illustrating alignment between the first bonding pad and the second bonding pad of the semiconductor device ofFIG. 6 . - Referring to
FIG. 8 , as shown on the left side of the arrow, when thefirst bonding pad 452 and thesecond bonding pad 552 are properly aligned, all of the plurality of firstsub-bonding pads first bonding pad 452 may overlap and contact all of the plurality of secondsub-bonding pads second bonding pad 552. When the three firstsub-bonding pads sub-bonding pads - The length of each of the plurality of first
sub-bonding pads sub-bonding pads sub-bonding pads sub-bonding pads sub-bonding pads sub-bonding pads sub-bonding pads sub-bonding pads - The width W1 and length of each of the first
sub-bonding pads sub-bonding pads sub-bonding pads sub-bonding pads sub-bonding pads sub-bonding pads sub-bonding pads sub-bonding pads sub-bonding pads sub-bonding pads - On the other hand, as shown on the right side of the arrow, when the
first bonding pad 452 and thesecond bonding pad 552 are misaligned, at least one of the plurality of firstsub-bonding pads first bonding pad 452 may not overlap or contact at least one of the plurality of secondsub-bonding pads second bonding pad 552. For example, as shown, the firstsub-bonding pad 452C positioned at the bottom of the firstsub-bonding pads second bonding pad 552, and the secondsub-bonding pad 552A positioned at the left side of the secondsub-bonding pads first bonding pad 452. Accordingly, only four contact portions indicated by the see hatched areas may be formed. However, even in this case, since contact between thefirst bonding pad 452 and thesecond bonding pad 552 is secured, electrical connection between thefirst bonding pad 452 and thesecond bonding pad 552 may still be formed. Furthermore, since each of the plurality of firstsub-bonding pads sub-bonding pads - As a result, since the
first bonding pad 452 and thesecond bonding pad 552 are electrically connected, a path through which charges generated during the etching process for forming the throughelectrode 610 escape to thefirst semiconductor substrate 410 may be secured. This may prevent thefirst semiconductor structure 100 and/or thesecond semiconductor structure 200 from being defective structures. - Meanwhile, the shape of the bonding pads as described in
FIG. 8 is not applied only to a semiconductor device having a daisy chain structure as shown inFIG. 6 . In the case of bonding the bonding pads of two semiconductor structures to each other, it may be applied to all semiconductor devices requiring electrical connection between the bonding pads even if misalignment occurs between the bonding pads. - According to the above embodiments of the present disclosure, it may be possible to provide a semiconductor device capable of easily electrically connecting two semiconductor structures and verifying the electrical connection between the two semiconductor structures while preventing process defects.
- Although various embodiments have been described for illustrative purposes, it will be apparent to those skilled in the art that various changes and modifications may be made without departing from the spirit and scope of the present disclosure as defined in the following claims.
Claims (13)
1. A semiconductor device comprising:
a first semiconductor structure including a first semiconductor substrate, one or more first conductive patterns disposed over the first semiconductor substrate, a plurality of first conductive plugs connected to each of the one or more first conductive patterns thereover, and a first bonding pad connected to each of the plurality of first conductive plugs thereover;
a second semiconductor structure including a second semiconductor substrate, a plurality of second conductive patterns disposed under the second semiconductor substrate, one or more second conductive plugs connected to each of the plurality of second conductive patterns thereunder, and a second bonding pad connected to each of the one or more second conductive plugs thereunder; and
two through electrodes penetrating the second semiconductor substrate and respectively connected to two second conductive patterns positioned at opposite ends of the plurality of second conductive patterns,
wherein the second bonding pad is bonded to the first bonding pad so that the plurality of second conductive patterns, the one or more second conductive plugs, the second bonding pad, the first bonding pad, the plurality of first conductive plugs, and the one or more first conductive patterns form a daisy chain.
2. The semiconductor device according to claim 1 , wherein electrical connection between the first semiconductor structure and the second semiconductor structure is verified according to whether current flows through one of the two through electrodes, the daisy chain, and the other of the two through electrodes.
3. The semiconductor device according to claim 1 , wherein the first semiconductor structure further includes a connection pattern interposed between at least one of the one or more first conductive patterns and the first semiconductor substrate to electrically connect them.
4. The semiconductor device according to claim 3 , wherein charges escape to the first semiconductor substrate through the connection pattern.
5. The semiconductor device according to claim 1 , wherein the second bonding pad and the first bonding pad form a metal-to-metal bond.
6. The semiconductor device according to claim 5 , wherein the first semiconductor structure further includes a first insulating layer filling a space between the first bonding pad and another first bonding pad,
wherein the second semiconductor structure further includes a second insulating layer filling a space between the second bonding pad and another second bonding pad, and
wherein the first insulating layer and the second insulating layer form an insulator-to-insulator bond.
7. The semiconductor device according to claim 1 , wherein the first bonding pad has a plate shape connected to a corresponding one of the plurality of first conductive plugs, and
wherein the second bonding pad has a plate shape connected to a corresponding one of the one or more second conductive plugs.
8. The semiconductor device according to claim 1 , wherein the first bonding pad includes a plurality of first sub-bonding pads separated from each other,
wherein the second bonding pad includes a plurality of second sub-bonding pads separated from each other, and
wherein at least one of the plurality of first sub-bonding pads and at least one of the plurality of second sub-bonding pads overlap and contact each other.
9. The semiconductor device according to claim 8 , wherein each of the plurality of first sub-bonding pads has a long side in a first direction and a short side in a second direction crossing the first direction, and
wherein each of the plurality of second sub-bonding pads has a short side in the first direction and a long side in the second direction.
10. The semiconductor device according to claim 9 , wherein a length of the long side of each of the plurality of first sub-bonding pads is equal to a length of the long side of each of the plurality of second sub-bonding pads,
wherein a length of the short side of each of the plurality of first sub-bonding pads is equal to a length of the short side of each of the plurality of second sub-bonding pads, and
wherein a number and pitch of the plurality of first sub-bonding pads are equal to a number and pitch of the plurality of second sub-bonding pads.
11. The semiconductor device according to claim 8 , wherein the plurality of first sub-bonding pads are commonly connected to a corresponding one of the plurality of first conductive plugs, and
wherein the plurality of second sub-bonding pads are commonly connected to a corresponding one of the one or more second conductive plugs.
12. The semiconductor device according to claim 1 , wherein the first semiconductor structure and the second semiconductor structure include the same type of memory.
13. The semiconductor device according to claim 1 , wherein the first semiconductor structure and the second semiconductor structure include different types of memory.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR10-2022-0115504 | 2022-09-14 | ||
KR1020220115504A KR20240036898A (en) | 2022-09-14 | 2022-09-14 | Semiconductor device |
Publications (1)
Publication Number | Publication Date |
---|---|
US20240088097A1 true US20240088097A1 (en) | 2024-03-14 |
Family
ID=90141696
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US18/187,628 Pending US20240088097A1 (en) | 2022-09-14 | 2023-03-21 | Semiconductor device |
Country Status (3)
Country | Link |
---|---|
US (1) | US20240088097A1 (en) |
KR (1) | KR20240036898A (en) |
CN (1) | CN117712082A (en) |
-
2022
- 2022-09-14 KR KR1020220115504A patent/KR20240036898A/en unknown
-
2023
- 2023-03-21 US US18/187,628 patent/US20240088097A1/en active Pending
- 2023-06-09 CN CN202310684905.4A patent/CN117712082A/en active Pending
Also Published As
Publication number | Publication date |
---|---|
KR20240036898A (en) | 2024-03-21 |
CN117712082A (en) | 2024-03-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11211370B2 (en) | Bonded assembly with vertical power and control signal connection adjacent to sense amplifier regions and methods of forming the same | |
US10020290B2 (en) | Semiconductor device having stacked semiconductor chips interconnected via TSV | |
US11887900B2 (en) | Semiconductor package including test pad | |
US20220108962A1 (en) | Semiconductor chip | |
KR20210019226A (en) | Semiconductor package including stacked semiconductor chips | |
US11990450B2 (en) | Device including first structure having peripheral circuit and second structure having gate layers | |
KR20220028741A (en) | Semiconductor package including stacked semiconductor chips | |
US11758730B2 (en) | Bonded assembly of a memory die and a logic die including laterally shifted bit-line bonding pads and methods of forming the same | |
KR20210036061A (en) | Semiconductor package including stacked semiconductor chips | |
US11239219B2 (en) | Passive device module and semiconductor package including the same | |
KR20220036534A (en) | Semiconductor chip including penetrating electrode, and semiconductor package including the same | |
US20240088097A1 (en) | Semiconductor device | |
US11688726B2 (en) | Semiconductor device | |
KR102346189B1 (en) | Semiconductor package | |
KR20220009094A (en) | Semiconductor chip including penetrating electrode, and semiconductor package including the same | |
US20240079362A1 (en) | Semiconductor device | |
US20240178169A1 (en) | Semiconductor device including bonding pad | |
KR20200133686A (en) | Semiconductor memory device and manufacturing method thereof | |
US20240099012A1 (en) | Semiconductor device and electronic system including the same | |
KR20220095419A (en) | Semiconductor chip including through electrode, and semiconductor package including the same | |
US20240021553A1 (en) | Semiconductor device including two or more stacked semiconductor structures | |
US20230317532A1 (en) | Semiconductor device | |
US20240153915A1 (en) | Semiconductor device and method for fabricating the same | |
KR20210145414A (en) | Semiconductor package including semiconductor chip having redistribution layer | |
KR20220072366A (en) | Semiconductor chip including through electrode, and semiconductor package including the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SK HYNIX INC., KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:RIM, DA IL;REEL/FRAME:063052/0378 Effective date: 20230317 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |