US20230420547A1 - Vertical gallium nitride based fets with regrown source contacts - Google Patents
Vertical gallium nitride based fets with regrown source contacts Download PDFInfo
- Publication number
- US20230420547A1 US20230420547A1 US18/213,707 US202318213707A US2023420547A1 US 20230420547 A1 US20230420547 A1 US 20230420547A1 US 202318213707 A US202318213707 A US 202318213707A US 2023420547 A1 US2023420547 A1 US 2023420547A1
- Authority
- US
- United States
- Prior art keywords
- layer
- iii
- nitride
- fins
- gate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 229910002601 GaN Inorganic materials 0.000 title description 43
- JMASRVWKEDWRBT-UHFFFAOYSA-N Gallium nitride Chemical compound [Ga]#N JMASRVWKEDWRBT-UHFFFAOYSA-N 0.000 title description 5
- 239000000758 substrate Substances 0.000 claims abstract description 60
- 238000000034 method Methods 0.000 claims description 82
- 230000008569 process Effects 0.000 claims description 47
- 239000002019 doping agent Substances 0.000 claims description 44
- 239000000463 material Substances 0.000 claims description 13
- 229910052782 aluminium Inorganic materials 0.000 claims description 10
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 claims description 9
- 229910052719 titanium Inorganic materials 0.000 claims description 9
- 229910052750 molybdenum Inorganic materials 0.000 claims description 6
- 239000010410 layer Substances 0.000 description 631
- 229910052751 metal Inorganic materials 0.000 description 194
- 239000002184 metal Substances 0.000 description 194
- 239000004065 semiconductor Substances 0.000 description 143
- 230000005684 electric field Effects 0.000 description 40
- 230000010287 polarization Effects 0.000 description 25
- 229920002120 photoresistant polymer Polymers 0.000 description 18
- 238000004519 manufacturing process Methods 0.000 description 17
- 238000005530 etching Methods 0.000 description 16
- 239000011229 interlayer Substances 0.000 description 16
- 239000010936 titanium Substances 0.000 description 15
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 13
- 239000010931 gold Substances 0.000 description 12
- 230000000694 effects Effects 0.000 description 11
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 11
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 10
- 238000001020 plasma etching Methods 0.000 description 10
- 230000008901 benefit Effects 0.000 description 9
- 238000004140 cleaning Methods 0.000 description 9
- 239000011777 magnesium Substances 0.000 description 9
- 238000004088 simulation Methods 0.000 description 9
- 229910052581 Si3N4 Inorganic materials 0.000 description 8
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 8
- 125000006850 spacer group Chemical group 0.000 description 8
- WGTYBPLFGIVFAS-UHFFFAOYSA-M tetramethylammonium hydroxide Chemical compound [OH-].C[N+](C)(C)C WGTYBPLFGIVFAS-UHFFFAOYSA-M 0.000 description 8
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 7
- 150000001875 compounds Chemical class 0.000 description 6
- 239000000377 silicon dioxide Substances 0.000 description 6
- 230000005533 two-dimensional electron gas Effects 0.000 description 6
- ZOKXTWBITQBERF-UHFFFAOYSA-N Molybdenum Chemical compound [Mo] ZOKXTWBITQBERF-UHFFFAOYSA-N 0.000 description 5
- 238000000137 annealing Methods 0.000 description 5
- 229910001092 metal group alloy Inorganic materials 0.000 description 5
- 239000011733 molybdenum Substances 0.000 description 5
- 238000004151 rapid thermal annealing Methods 0.000 description 5
- 230000015556 catabolic process Effects 0.000 description 4
- 230000005669 field effect Effects 0.000 description 4
- 229910052737 gold Inorganic materials 0.000 description 4
- 238000002513 implantation Methods 0.000 description 4
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 4
- 230000007480 spreading Effects 0.000 description 4
- 238000003892 spreading Methods 0.000 description 4
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 description 3
- 230000004888 barrier function Effects 0.000 description 3
- 230000015572 biosynthetic process Effects 0.000 description 3
- 229910052681 coesite Inorganic materials 0.000 description 3
- 229910052906 cristobalite Inorganic materials 0.000 description 3
- 238000000151 deposition Methods 0.000 description 3
- 230000008021 deposition Effects 0.000 description 3
- 238000010586 diagram Methods 0.000 description 3
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 3
- 230000006872 improvement Effects 0.000 description 3
- 229910052759 nickel Inorganic materials 0.000 description 3
- 239000003870 refractory metal Substances 0.000 description 3
- 235000012239 silicon dioxide Nutrition 0.000 description 3
- 229910052682 stishovite Inorganic materials 0.000 description 3
- 230000007704 transition Effects 0.000 description 3
- 229910052905 tridymite Inorganic materials 0.000 description 3
- XKRFYHLGVUSROY-UHFFFAOYSA-N Argon Chemical compound [Ar] XKRFYHLGVUSROY-UHFFFAOYSA-N 0.000 description 2
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 2
- 241000252506 Characiformes Species 0.000 description 2
- QAOWNCQODCNURD-UHFFFAOYSA-N Sulfuric acid Chemical compound OS(O)(=O)=O QAOWNCQODCNURD-UHFFFAOYSA-N 0.000 description 2
- 239000012159 carrier gas Substances 0.000 description 2
- 230000008859 change Effects 0.000 description 2
- 239000004020 conductor Substances 0.000 description 2
- 238000007796 conventional method Methods 0.000 description 2
- 150000002736 metal compounds Chemical class 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 238000000206 photolithography Methods 0.000 description 2
- 229910052715 tantalum Inorganic materials 0.000 description 2
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 description 2
- FYYHWMGAXLPEAU-UHFFFAOYSA-N Magnesium Chemical compound [Mg] FYYHWMGAXLPEAU-UHFFFAOYSA-N 0.000 description 1
- -1 Pd/Pt/Au Chemical class 0.000 description 1
- INQLNSVYIFCUML-QZTLEVGFSA-N [[(2r,3s,4r,5r)-5-(6-aminopurin-9-yl)-3,4-dihydroxyoxolan-2-yl]methoxy-hydroxyphosphoryl] [(2r,3s,4r,5r)-5-(4-carbamoyl-1,3-thiazol-2-yl)-3,4-dihydroxyoxolan-2-yl]methyl hydrogen phosphate Chemical compound NC(=O)C1=CSC([C@H]2[C@@H]([C@H](O)[C@@H](COP(O)(=O)OP(O)(=O)OC[C@@H]3[C@H]([C@@H](O)[C@@H](O3)N3C4=NC=NC(N)=C4N=C3)O)O2)O)=N1 INQLNSVYIFCUML-QZTLEVGFSA-N 0.000 description 1
- 229910052786 argon Inorganic materials 0.000 description 1
- 238000004364 calculation method Methods 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 230000008020 evaporation Effects 0.000 description 1
- 238000001704 evaporation Methods 0.000 description 1
- 230000001747 exhibiting effect Effects 0.000 description 1
- 239000007789 gas Substances 0.000 description 1
- 239000007943 implant Substances 0.000 description 1
- 229910052749 magnesium Inorganic materials 0.000 description 1
- 238000001465 metallisation Methods 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 150000004767 nitrides Chemical class 0.000 description 1
- 229910052757 nitrogen Inorganic materials 0.000 description 1
- 238000005457 optimization Methods 0.000 description 1
- 230000003071 parasitic effect Effects 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
- 230000002269 spontaneous effect Effects 0.000 description 1
- 238000007669 thermal treatment Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/778—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface
- H01L29/7781—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface with inverted single heterostructure, i.e. with active layer formed on top of wide bandgap layer, e.g. IHEMT
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823418—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the source or drain structures, e.g. specific source or drain implants or silicided source or drain structures or raised source or drain structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66787—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel
- H01L29/66795—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
- H01L29/6681—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET using dummy structures having essentially the same shape as the semiconductor body, e.g. to provide stability
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823431—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of transistors with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823487—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of vertical transistor structures, i.e. with channel vertical to the substrate surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
- H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
- H01L27/0886—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate including transistors with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/04—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their crystalline structure, e.g. polycrystalline, cubic or particular orientation of crystalline planes
- H01L29/045—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their crystalline structure, e.g. polycrystalline, cubic or particular orientation of crystalline planes by their particular orientation of crystalline planes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0657—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0684—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape, relative sizes or dispositions of the semiconductor regions or junctions between the regions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/0843—Source or drain regions of field-effect devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/0843—Source or drain regions of field-effect devices
- H01L29/0847—Source or drain regions of field-effect devices of field-effect transistors with insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/0843—Source or drain regions of field-effect devices
- H01L29/0891—Source or drain regions of field-effect devices of field-effect transistors with Schottky gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/1025—Channel region of field-effect devices
- H01L29/1029—Channel region of field-effect devices of field-effect transistors
- H01L29/1058—Channel region of field-effect devices of field-effect transistors with PN junction gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/1066—Gate region of field-effect devices with PN junction gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/20—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds
- H01L29/2003—Nitride compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/45—Ohmic electrodes
- H01L29/452—Ohmic electrodes on AIII-BV compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/47—Schottky barrier electrodes
- H01L29/475—Schottky barrier electrodes on AIII-BV compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66446—Unipolar field-effect transistors with an active layer made of a group 13/15 material, e.g. group 13/15 velocity modulation transistor [VMT], group 13/15 negative resistance FET [NERFET]
- H01L29/66462—Unipolar field-effect transistors with an active layer made of a group 13/15 material, e.g. group 13/15 velocity modulation transistor [VMT], group 13/15 negative resistance FET [NERFET] with a heterojunction interface channel or gate, e.g. HFET, HIGFET, SISFET, HJFET, HEMT
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66522—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with an active layer made of a group 13/15 material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66893—Unipolar field-effect transistors with a PN junction gate, i.e. JFET
- H01L29/66924—Unipolar field-effect transistors with a PN junction gate, i.e. JFET with an active layer made of a group 13/15 material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/785—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/80—Field effect transistors with field effect produced by a PN or other rectifying junction gate, i.e. potential-jump barrier
- H01L29/808—Field effect transistors with field effect produced by a PN or other rectifying junction gate, i.e. potential-jump barrier with a PN junction gate, e.g. PN homojunction gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/36—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the concentration or distribution of impurities in the bulk material
Definitions
- Power electronics are widely used in a variety of applications, including power conversion, electric motor drives, switching power supplies, lighting, etc.
- Power electronic devices such as transistors are commonly used in such power switching applications.
- the operation of the present generation of power transistor devices, particularly with high voltage (>600V) handling capability, is hampered by slow switching speeds, and high specific on-resistance.
- the present invention relates generally to vertical fin-based field effect transistor (FET) devices with an improved combination of leakage current, maximum electric field, and on-resistance for a given threshold voltage.
- Embodiments of the present invention provide novel vertical-fin-based FET devices and methods of fabricating such FET devices with improved specific on-resistance, leakage current, and breakdown voltage.
- a method for forming an alignment contact includes: providing a III-nitride substrate; epitaxially growing a first III-nitride layer on the III-nitride substrate, wherein the first III-nitride layer is characterized by a first conductivity type; forming a first hardmask layer on the first III-nitride layer; forming a plurality of III-nitride fins on the first III-nitride layer using the first hardmask layer as a mask, wherein each the plurality of III-nitride fins is separated by one of a plurality of first recess regions, wherein the plurality of III-nitride fins are characterized by the first conductivity type; epitaxially growing a III-nitride gate layer having a second conductivity type opposite to the first conductivity type in the plurality of first recess regions; forming a first dielectric layer on the first hardmask layer and the gate layer, wherein the first dielectric
- epitaxial regrowth of the III-nitride source contact portion is a self-limiting process on top of each of the plurality of III-nitride fins.
- the width of the contact region can be at least three times the width of each of the plurality of III-nitride fins.
- the III-nitride source contact portion can be characterized by an isosceles triangle shape having a base angle in a range between 58 degrees and 65 degrees in a cross-section view.
- the III-nitride substrate can be an n-GaN substrate
- the first III-nitride layer and the plurality of III-nitride fins can include n-GaN epitaxial layers
- the III-nitride gate layer can include a p-GaN epitaxial layer.
- the III-nitride gate layer is disposed in the plurality of first recess regions between adjacent III-nitride fins of the plurality of III-nitride fins.
- the method also includes forming a first source metal layer overlying the III-nitride source contact portion and the first dielectric layer, forming a second source metal layer coupled to the first source metal layer, forming a third source metal layer coupled to the second source metal layer, forming a source metal mask layer having an opening aligned with the gate region of the first dielectric layer, etching the first, second and third source metal layer to expose an upper surface of the gate region of the first dielectric layer, etching the gate region of the first dielectric layer to expose a upper surface portion of the III-nitride gate layer, and removing the source metal mask layer.
- a method for forming an alignment contact includes: providing a III-nitride substrate; epitaxially growing a first III-nitride layer on the III-nitride substrate, wherein the first III-nitride layer is characterized by a first conductivity type; forming a plurality of III-nitride fins on the first III-nitride layer, wherein each the plurality of III-nitride fins is separated by one of a plurality of first recess regions, wherein the plurality of III-nitride fins are characterized by the first conductivity type; epitaxially regrowing a III-nitride source contact portion on each of the plurality of III-nitride fins; and forming a source contact structure on the III-nitride source contact portions.
- a method for forming an alignment contact includes: providing a III-nitride substrate; epitaxially growing a first III-nitride layer on the III-nitride substrate, wherein the first III-nitride layer is characterized by a first conductivity type; forming a first hardmask layer on the first III-nitride layer; forming a plurality of III-nitride fins on the first III-nitride layer using the first hardmask layer as a mask, wherein each of the plurality of III-nitride fins are separated by one of a plurality of first recess regions, wherein the plurality of III-nitride fins are characterized by the first conductivity type; epitaxially growing a III-nitride gate layer having a second conductivity type opposite to the first conductivity type in the plurality of first recess regions; forming a first dielectric layer on the first hardmask layer and the III-nitride gate layer
- a method for forming an alignment contact includes: providing a III-nitride substrate; epitaxially growing a first III-nitride layer on the III-nitride substrate, wherein the first III-nitride layer is characterized by a first conductivity type; forming a plurality of III-nitride fins on the first III-nitride layer, wherein each of the plurality of III-nitride fins is separated by one of a plurality of first recess regions, wherein the plurality of III-nitride fins are characterized by the first conductivity type; epitaxially growing a III-nitride gate layer having a second conductivity type opposite to the first conductivity type in the plurality of first recess regions; epitaxially growing a second III-nitride layer overlying the plurality of the III-nitride fins and the III-nitride gate layer, wherein the second III-nitride layer is characterized
- the method further includes epitaxially growing a undoped III-nitride cap layer coupled to the III-nitride gate layer.
- etching the third III-nitride layer and the second III-nitride layer and the portion of the III-nitride gate layer may include etching away the undoped III-nitride cap layer in the III-nitride gate layer.
- the III-nitride substrate comprises an n-GaN substrate
- the first III-nitride layer comprise an n-GaN epitaxial layer
- the plurality of III-nitride fins comprise n-GaN epitaxial layers.
- a transistor in another aspect of the present invention, includes: a III-nitride substrate; a first III-nitride layer on the III-nitride substrate, wherein the first III-nitride layer is characterized by a first conductivity type; a plurality of III-nitride fins on the first III-nitride layer, wherein each of the plurality of III-nitride fins is separated by one of a plurality of first recess regions, wherein the plurality of III-nitride fins are characterized by the first conductivity type; a III-nitride gate layer having a second conductivity type opposite to the first conductivity type in the plurality of first recess regions; and a regrown III-nitride source contact portion coupled to each of the plurality of III-nitride fins, wherein the III-nitride source contact portion is characterized by the first conductivity type.
- the growth of the regrown III-nitride source contact portion is self-limiting on top of each of the plurality of III-nitride fins.
- embodiments of the present invention provide methods and systems that utilize a graded doping region as a landing zone for etching of the vertical fin, thereby minimizing the impact of etch depth variation in the etch process on the on-resistance and gate-to-source capacitance of the FET.
- embodiments provide a self-aligned source contact to reduce or eliminate alignment issues in the contact formation process and thereby minimize parasitic capacitances.
- some embodiments utilize an epitaxially-regrown gate layer on the graded doping region including a ternary III-V compound on a binary III-V compound substrate.
- the difference between the lattice constant of the ternary III-V compound gate layer and the binary III-V compound substrate and the induced strain generates a polarization charge which results in a two-dimensional electron gas (2DEG) at the interface with the gate layer.
- 2DEG two-dimensional electron gas
- the 2DEG enables a current to first flow substantially in the horizontal direction along the lateral bottom surface of the gate layer, then in the vertical direction through the drift region, thereby reducing spreading resistance in the device and reducing the device specific on resistance.
- some embodiments include applications to merged p-i-n/Schottky (MPS) diodes and to vertical MOSFETs.
- MPS merged p-i-n/Schottky
- the use of an epitaxially regrown ternary III-V compound as the p-type region in an MPS diode can reduce the on-voltage of the diode.
- the graded doping region landing zone has similar advantages for vertical MOSFETs as for vertical JFETs, and the self-aligned source contact can also be applied to vertical MOSFET structures.
- FIG. 1 is a cross-sectional view of a vertical-fin-based field effect transistor (FET) device according to an embodiment of the present disclosure.
- FET field effect transistor
- FIG. 2 is a simplified cross-sectional view of a vertical-fin-based FET device illustrating current flow from a lateral direction along a two-dimensional electron gas (2DEG) to a vertical direction toward the substrate according to an embodiment of the present disclosure.
- 2DEG two-dimensional electron gas
- FIG. 3 is a simplified flowchart of a method of fabricating a vertical-fin-based FET device according to an embodiment of the present disclosure.
- FIGS. 4 A- 41 are cross-sectional views showing intermediate stages of a method of fabricating a vertical-fin-based FET device according to a first embodiment of the present disclosure.
- FIGS. 4 J through 4 M are cross-sectional views showing intermediate stages of a method of fabricating a vertical-fin-based FET device according to a second embodiment of the present disclosure.
- FIG. 4 N through FIG. 4 U are cross-sectional views showing intermediate stages of a method of fabricating a vertical-fin-based FET device that can be applied to the first and second embodiments of the present disclosure.
- FIG. 5 is a simulation structure of a vertical-fin-based FET device having a 0.2 ⁇ m fin thickness.
- FIG. 6 is a graph illustrating a threshold voltage (in V) of a vertical-fin-based FET device as a function of an etch offset (in ⁇ m).
- FIG. 7 is a graph illustrating an electric field E (in MV/cm) of a vertical-fin-based FET device as a function of an etch offset (in ⁇ m).
- FIG. 8 is a graph illustrating channel leakage (in A) of a vertical-fin-based FET device as a function of an etch offset (in ⁇ m).
- FIG. 9 A is a graph illustrating a current density for a normal etch.
- FIG. 9 B is a graph illustrating a current density for a 0.1 ⁇ m overetch.
- FIG. 9 C is a graph illustrating a current density for a 0.2 ⁇ m overetch.
- FIG. 10 A is a graph illustrating an electric field at the gate corner for a normal etch.
- FIG. 10 B is a graph illustrating an electric field at the gate corner for a 0.1 ⁇ m underetch.
- FIG. 10 C is a graph illustrating a current density for a 0.2 ⁇ m underetch.
- FIG. 11 is a graph illustrating the on-resistance Ron as a function of etch variation ( ⁇ m) for the 0.2 ⁇ m graded epitaxial layer.
- FIG. 12 is a graph illustrating a threshold voltage Vt (V) as a function of etch variation ( ⁇ m) for the 0.2 ⁇ m graded epitaxial layer.
- FIG. 13 is a graph illustrating a maximum electric field (MV/cm) as a function of etch variation ( ⁇ m) for the 0.2 ⁇ m graded epitaxial layer.
- FIG. 14 is a graph illustrating a high-voltage drain leakage current Idss (A) at 1200V as a function of etch variation ( ⁇ m) for the 0.2 ⁇ m graded epitaxial layer.
- FIG. 15 is a graph illustrating the on-resistance Ron (m ⁇ ) as a function of etch variation ( ⁇ m) for the 0.3 ⁇ m graded epitaxial layer.
- FIG. 16 is a graph illustrating a threshold voltage Vt (V) as a function of etch variation ( ⁇ m) for the 0.3 ⁇ m graded epitaxial layer.
- FIG. 17 is a graph illustrating an electric field (MV/cm) as a function of etch variation ( ⁇ m) for the 0.3 ⁇ m graded epitaxial layer.
- FIG. 18 is a graph illustrating a high-voltage drain leakage current Idss (A) at 1200V as a function of etch variation ( ⁇ m) for the 0.3 ⁇ m graded epitaxial layer.
- FIG. 19 A is a graph illustrating an effect of no polarization charge on the current density predicted to result at the c-plane In 0.15 Ga 0.85 N/GaN interface.
- FIG. 19 B is a graph illustrating an effect of the polarization charge predicted to result at the c-plane In 0.15 Ga 0.85 N/GaN interface according to some embodiments of the present disclosure.
- FIG. 20 A is a graph illustrating an effect of an electric field predicted to result at the interface between the c-plane In 0.15 Ga 0.85 N gate layer and the GaN drift layer.
- FIG. 20 B is a graph illustrating an effect of an electric field predicted to result at the c-plane In 0.15 Ga 0.85 N/GaN interface according to some embodiments of the present disclosure.
- the graph shows a relatively high electric field is formed due to the polarization in an off state.
- FIG. 20 C is a graph illustrating the off-state magnitude of electric field without polarization and with polarization.
- FIG. 21 A is a graph illustrating current density through the channel of a baseline FET.
- FIG. 21 B is a graph illustrating current density through the channel of a non-polar FET.
- FIG. 21 C is a graph of current density through the channel of the baseline FET compared with that of the non-polar FET.
- FIG. 21 D is a graph of the band diagrams of the baseline FET compared with that of the non-polar FET.
- FIG. 22 A through FIG. 22 J are cross-sectional views showing intermediate stages of a method of fabricating a vertical-fin-based FET device according to an embodiment of the present disclosure.
- FIG. 23 A through FIG. 23 G are cross-sectional views showing intermediate stages of a method of fabricating a vertical-fin-based FET device according to an embodiment of the present disclosure.
- FIG. 24 A through FIG. 24 G are cross-sectional views showing intermediate stages of a method of fabricating a vertical-fin-based FET device according to an embodiment of the present disclosure.
- Embodiments of the present disclosure relate to vertical-fin-based field effect transistor (FET) devices. More particular, the present disclosure relates to vertical fin-based FET devices with improved leakage current, maximum electric field, and on-resistance for a given threshold voltage.
- the present disclosure relates to methods and vertical transistor devices with a graded doping zone in the doped drift region, and a regrown epitaxial gate layer in direct contact with the graded doping zone. Many advantages can be obtained by having the epitaxially regrown gate layer on the graded doping zone, such as improved on-resistance, maximum electric field, and current flow first in the lateral direction along the bottom interface layer of the gate layer than in the vertical direction through the drift layer toward the substrate.
- FIG. 1 is a cross-sectional view of a vertical fin-based field effect transistor device 100 according to an embodiment of the present disclosure.
- FET field effect transistor
- FET device 100 may include a semiconductor substrate 101 , a drift layer 102 including a uniformly doped region 102 a on semiconductor substrate 101 and a graded doping region 102 b on uniformly doped region 102 a , and a plurality of fins 103 protruding from graded doping region 102 b .
- each of the fins 103 may include a heavily doped layer 104 disposed in an upper portion of the fin and a metal layer 105 including materials including a refractory metal, refractory metal compound or refractory metal alloy layer (e.g., a TiN layer) disposed on heavily doped layer 104 .
- FET device 100 may also include a source contact structure 106 on metal layer 105 (e.g., TiN).
- Source contact structure 106 may include a titanium (Ti) layer 106 a on metal layer 105 (e.g., TiN), an aluminum (Al) layer 106 b on titanium (Ti) layer 106 a , and a barrier metal layer (e.g., molybdenum (Mo), titanium (Ti), tantalum (Ta), or similar) 106 c on aluminum (Al) layer 106 b.
- Ti titanium
- Al aluminum
- Ti titanium
- Ta tantalum
- FET device 100 may further include a gate layer 110 having a bottom portion in direct contact with graded doping region 102 b , an insulating layer 111 , for example, a dielectric (e.g., silicon dioxide or silicon nitride) layer disposed on gate layer 110 and surrounding fins 103 , a gate contact structure 112 disposed on gate layer 110 , a first interlayer dielectric layer 113 disposed on insulating layer 111 and gate contact structure 112 , and a second interlayer dielectric layer 114 disposed on first interlayer dielectric layer 113 .
- a dielectric e.g., silicon dioxide or silicon nitride
- gate contact structure 112 may include a nickel (Ni) layer 112 a disposed on gate layer 110 , a first gold (Au) layer 112 b disposed on nickel (Ni) layer 112 a , a barrier metal (e.g., molybdenum (Mo), titanium (Ti), tantalum (Ta), or similar) layer 112 c disposed on first gold (Au) layer 112 b , and a second gold (Au) layer 112 d disposed on barrier layer 112 c.
- Ni nickel
- Au gold
- Ti titanium
- Ta tantalum
- FET device 100 may also include a first via contact 115 extending through first and second interlayer dielectric layers 113 , 114 and in contact with source contact structure 106 , a second via contact 116 extending through first and second interlayer dielectric layers 113 , 114 and in contact with gate contact structure 112 , and a drain metal contact 117 on the bottom surface of semiconductor substrate 101 .
- a first via contact 115 extending through first and second interlayer dielectric layers 113 , 114 and in contact with source contact structure 106
- second via contact 116 extending through first and second interlayer dielectric layers 113 , 114 and in contact with gate contact structure 112
- drain metal contact 117 on the bottom surface of semiconductor substrate 101 .
- drift layer and “drift region” are used interchangeably
- the terms “doped layer” and “doped region” are used interchangeably
- the terms “graded doping region” and “graded doping layer” are used interchangeably.
- semiconductor substrate 101 may include an N+ doped III-nitride material
- fins 103 may include an N doped III-nitride material having a first dopant concentration
- uniformly doped region 102 a of drift layer 102 may include an N doped III-nitride material having a second dopant concentration lower than the first dopant concentration
- graded doping region 102 b having a third dopant concentration that linearly increases from the second dopant concentration to the first dopant concentration.
- the first dopant concentration is about 7.5 ⁇ 10 16 atoms/cm 3 and the second dopant concentration is about 1 ⁇ 10 16 atoms/cm 3.
- the drift region has a thickness of about 12 ⁇ m
- the graded doping region has a thickness of about 0.3 ⁇ m
- the semiconductor fin has a height in a range between about 0.7 ⁇ m and 0.8 ⁇ m and a width of about 0.2 ⁇ m.
- gate layer 110 may include an In x Ga 1-x N layer, where 0 ⁇ x ⁇ 1, i.e., x is between 0 and 1 and is not equal to 0 or 1.
- gate layer 110 is disposed in a recess region between two adjacent fins and has a portion 110 a in contact with graded doping region 102 b .
- the depth (or the thickness) of portion 110 a of the gate layer may affect the threshold voltage, the conductance, the maximum electric field of the FET device. The effect of the depth (or thickness) of portion 110 a embedded in the graded doping region will be described in more detail below.
- the FET device 100 may include a semiconductor substrate 101 that may include an N+ GaN material layer, a drain metal contact 117 disposed at its bottom surface, an N GaN drift layer 102 having a uniformly doped region 102 a disposed on semiconductor substrate 101 and a graded doping region 102 b disposed on the uniformly doped region 102 a , and an epitaxial GaN layer disposed on the graded doping region and including a recess region for forming a plurality of fins 103 .
- the FET device may also include a gate layer 110 , for example, a p-type GaN gate layer, filling the recess region.
- the graded doping region 102 b may function as a landing pad to ensure sufficient contact for gate layer 110 .
- the gate layer may include a ternary compound semiconductor layer (e.g., an In x Ga 1-x N layer, where 0 ⁇ x ⁇ 1).
- portion 110 a of the gate layer 110 may have a depth (or thickness) of about 0.1 ⁇ m (+/ ⁇ 0.1 ⁇ m) extending into graded doping region 102 b .
- the fins each may have a width of about 0.2 ⁇ m and are spaced from each other by a space of about 2.0 ⁇ m, i.e., the recess region or the gate layer filling the recess region between two adjacent fins has a lateral width of about 2.0 ⁇ m.
- the FET device may also include a two-dimensional electron gas (2DEG) layer 120 formed in an interface between gate layer 110 and graded doping region 102 b .
- the surface area of gate layer 110 is large, so that a current flows laterally along 2DEG layer 120 before flowing vertically toward drain metal layer 117 in the direction of the substrate, thereby improving the conductance (reducing the on-resistance) of the FET device.
- the channel FET device has two portions, with a first portion being a lateral channel that controls the current flow through the 2DEG layer, which distributes the current efficiently in the drift region, and a second portion being a vertical channel which carries the current vertically through the drift region toward semiconductor substrate 101 and drain metal layer 117 .
- each of the fins may include a metal layer 105 made of TiN and a multilayer source metal structure (e.g., stacked layers of Ti/Al or Ti/TiN/Al in which Ti is in contact with metal layer 105 .
- the FET device may also include an insulating layer 111 , e.g., a silicon dioxide or silicon nitride layer on gate layer 110 . Insulating layer 111 includes an opening where a gate contact structure 112 (i.e., a gate electrode) is formed in contact with gate layer 110 .
- Gate contact structure 112 (i.e., a gate electrode) has a multilayer structure of metals, e.g., Pd/Pt/Au, where Pd is in contact with gate layer 110 , or Ni and Au, in which the Ni is deposited in contact with gate layer 110 .
- Other embodiments can include other gate electrode metal structures known to those skilled in the art.
- each of the fins may include an upper portion having sidewalls parallel to each other and substantially perpendicular to the surface of the substrate and a lower portion having sidewalls non-parallel to each other and forming an angle other than 90 degrees with the surface of the substrate.
- the parallel sidewalls may define a non-polar plane, such as an m-plane.
- the 2DEG layer is induced by a polarization between the gate layer and the drift region in a c-plane, and the current flowing vertically through the drift region is along an m-plane.
- FIG. 2 is a simplified cross-sectional view of a vertical FET device 200 illustrating a current flow from a lateral direction along a 2DEG to a vertical direction toward the substrate according to an embodiment of the present disclosure.
- vertical FET device 200 may include a substrate 201 , a drift layer 202 overlying substrate 201 , a plurality of fins 203 protruding from a surface of drift layer 202 , a gate layer 210 on drift layer 202 and surrounding the fins.
- FET device 20 may further include a gate electrode 212 on gate layer 210 , and a dielectric layer (e.g., silicon dioxide) 211 on gate layer 210 and surrounding fins 203 and gate electrode 212 .
- a dielectric layer e.g., silicon dioxide
- FET device 20 may also include a two-dimensional electron gas 220 where gate layer 220 meets drift layer 202 along the polar plane directions.
- FET device 20 may also include a source electrode 206 coupled to fins 203 .
- FET device 20 is in an off-state when no electrical potential is applied to gate electrode 212 .
- gate electrode 212 When an electrical potential is applied to gate electrode 212 , it modulates a continuous two-dimensional electron gas (2DEG) 220 that is electrically communicative with the drain electrode.
- the source current 231 flows laterally under gate layer 210 and vertically into drain electrode 217 .
- the fins each have a width of about 0.2 ⁇ m and are spaced apart by a distance of about 2.0 ⁇ m.
- a polarization-induced 2DEG 220 is formed in the interface between the gate layer and the graded doping region of the drift region, thereby distributing the current in the drift region to improve the conductance of the FET device.
- FIG. 3 is a simplified flowchart of a method 300 of fabricating a vertical FET device with a regrown gate layer according to an embodiment of the present disclosure.
- a III-nitride substrate is provided ( 310 ).
- the III-nitride substrate is an N+ GaN substrate having a resistivity in a range of about 0.020 ohm-cm.
- the resistivity of the N+ GaN substrate may be from about 0.001 ohm-cm to 0.018 ohm-cm, preferably less than 0.016 ohm-cm, and more preferably, less than 0.012 ohm-cm.
- Method 300 also includes forming a first III-nitride epitaxial layer, for example, a 12 ⁇ m thick first III-nitride epitaxial layer (e.g., an N ⁇ GaN epitaxial layer) deposited on the III-nitride substrate ( 312 ).
- the first III-nitride epitaxial layer is epitaxially grown on the III-nitride substrate at a temperature between 950° C. and 1100° C.
- the first III-nitride epitaxial layer is a drift layer including a uniformly doped region (layer) on the III-nitride substrate and a graded doping region (layer) on the uniformly doped region.
- the uniformly doped region has a thickness of about 12 ⁇ m, and the graded doping region has a thickness of about 0.3 micron.
- the surface of substrate 310 is miscut from the c-plane at an angle to facilitate high-quality epitaxial growth for high-voltage operation of the drift layer.
- Method 300 further includes forming a second III-nitride epitaxial layer on the first III-nitride epitaxial layer ( 314 ).
- the second III-nitride epitaxial layer is epitaxially grown on the first III-nitride epitaxial layer with a thickness of about 0.7 ⁇ m and is characterized by a second dopant concentration, e.g., N-type doping.
- the second dopant concentration is higher than the first dopant concentration in some embodiments.
- the second dopant concentration is about 1.3 ⁇ 10 17 atoms/cm 3 .
- Method 300 further includes forming a metal layer on the second III-nitride epitaxial layer and a patterned hardmask layer on the metal layer, and patterning the metal layer using the patterned hardmask layer as a mask ( 316 ).
- Method 300 further includes forming a recess region in the second III-nitride epitaxial layer using the patterned hardmask layer by an etch process, e.g., a reactive ion etching (RIE) process ( 318 ).
- Method 300 further includes regrowing a third III-nitride epitaxial layer in the recess region ( 320 ).
- the regrown III-nitride epitaxial layer may form a gate layer.
- the regrown III-nitride epitaxial layer has a conductivity type opposite the conductivity type of the first and second III-nitride epitaxial layers.
- Method 300 further includes forming a first dielectric layer on the regrown III-nitride epitaxial layer and on the patterned hardmask layer and a second dielectric layer on the first dielectric layer ( 322 ). Method 300 further includes removing a portion of the second dielectric layer to form a spacer on sidewalls of the first dielectric layer on opposite sides of an upper portion of the fins ( 324 ). Method 300 further includes removing a portion of the first dielectric layer to expose a surface portion of the regrown III-nitride epitaxial layer while leaving a portion of the first dielectric layer on opposite sides of the fins ( 326 ). Method 300 further includes removing the spacer and the hardmask layer while exposing a surface of the metal layer and keeping the portion of the first dielectric layer on opposite sides of the fins ( 328 ).
- Method 300 further includes forming a source mask layer on the exposed surface portion of the regrown epitaxial III-nitride layer ( 330 ). Method 300 further includes forming a source contact structure on the surface of the metal layer and removing the source mask layer ( 332 ). Method 300 further includes forming a gate mask layer covering the source contact structure while exposing a surface portion of the regrown III-nitride epitaxial layer, forming a gate contact structure on the exposed surface portion of the regrown III-nitride epitaxial layer, and removing the gate mask layer ( 334 ).
- Method 300 further includes forming an interlayer dielectric layer covering the source contact structure and the gate contact structure, forming a patterned mask layer on an interlayer dielectric layer, etching the interlayer dielectric layer to form through holes extending to the source contact structure, and filling the through holes with a conductive material to form vias ( 336 ). It is noted that the through holes and vias to the gate contact structure can be formed concurrently with the formation of the through holes and vias to the source contact structure.
- FIG. 3 provides a particular method of fabricating a vertical FET device with a regrown gate layer according to an embodiment of the present invention. Other sequences of steps may also be performed according to alternative embodiments. For example, alternative embodiments of the present invention may perform the steps outlined above in a different order. Moreover, the individual steps illustrated in FIG. 3 may include multiple sub-steps that may be performed in various sequences as appropriate to the individual step. Furthermore, additional steps may be added or removed depending on the particular application. One of ordinary skill in the art would recognize many variations, modifications, and alternatives.
- an N+ doped III-nitride substrate 401 is provided (block 310 ).
- a first N-doped semiconductor (drift) layer referred to as first semiconductor layer 402 , is epitaxially grown on N+ doped III-nitride substrate 401 (block 312 ) at a temperature between 950° C. and 1200° C., preferably between 1000° C. and 1150° C., and more preferably about 1100° C.
- drift N-doped semiconductor
- a graded doping region 460 having a thickness of about 0.3 ⁇ m is disposed between the first and second semiconductor layers and has a dopant concentration that linearly increases from about 1 ⁇ 10 16 atoms/cm 3 to 1.3 ⁇ 10 17 atoms/cm 3 , i.e., from the first semiconductor layer toward the second semiconductor layer.
- a second N doped semiconductor layer 403 is epitaxially grown on first semiconductor layer 402 (block 314 ) at a temperature between 950° C. and 1200° C., preferably between 1000° C. and 1150° C., and more preferably about 1100° C.
- a metal layer 405 is formed on second semiconductor layer 403
- a patterned hardmask layer 406 is formed on metal layer 405 (block 316 ).
- a heavily N+ doped layer 404 may be present between second semiconductor layer 403 and metal layer 405 to improve contact resistance between the second semiconductor layer and the metal layer.
- a hardmask layer may include Si 3 N 4 and is formed with a thickness of about 400 nm by PECVD at about 300° C.
- patterned hardmask layer 406 may be formed using RIE with F-based chemistry.
- metal layer 405 is omitted.
- N+ doped III-nitride substrate 401 is heavily doped with N-type dopants in a dopant concentration in a range of about 5 ⁇ 10 17 atoms/cm 3 to about 1 ⁇ 10 19 atoms/cm 3 and a resistivity of less than 0.020 ohm-cm.
- the resistivity of the N+ doped III-nitride substrate may be from about 0.001 ohm-cm to 0.018 ohm-cm, preferably less than 0.016 ohm-cm, and more preferably, less than 0.012 ohm-cm.
- First semiconductor layer 402 is a drift layer having a thickness of about 12 ⁇ m in a dopant concentration in a range of about 1 ⁇ 10 16 atoms/cm 3 .
- Second semiconductor layer 403 is a fin conduction layer having a uniform doped region with N-type dopants of about 1.3 ⁇ 10 17 atoms/cm 3 and a thickness of about 12 ⁇ m.
- Metal layer 405 may include TiN, and hardmask layer 406 may include silicon nitride.
- graded doping region 460 and heavily N+ doped layer 404 are omitted for the sake of clarity.
- an etch process is performed using the patterned hardmask 406 as a mask to form a plurality of fins 403 ′ (block 318 ).
- the fins each have a width of about 0.2 ⁇ m, a height in a range between about 0.7 ⁇ m and 0.8 ⁇ m, and are spaced apart from each other by a space of about 2 ⁇ m, i.e., the fin pitch is about 2 ⁇ m.
- the fin pitch is about 2 ⁇ m.
- an etch process may include Cl-based chemistry using RIE and is carried out to remove a portion of second semiconductor layer 403 to form a recess region 408 .
- the etch process may stop when about 0.1 ⁇ m of graded doping region 460 is removed. The use of the graded doping region to mitigate the electrical effects of the etch process variation or tolerance is utilized as will be described in detail further below.
- the bottom portion of the fins may have a shape different from the shape shown in FIG. 4 C after the etch process.
- Embodiments of the present disclosure are described herein with reference to cross-section illustrations that are schematic illustrations of idealized embodiments (and intermediate structures) of the invention. The thickness of layers and regions in the drawings may be exaggerated for clarity. Additionally, variations from the shapes of the illustrations as a result, for example, of manufacturing techniques and/or tolerances, are to be expected. Thus, embodiments of the invention should not be construed as limited to the particular shapes of regions illustrated herein but are to include deviations in shapes that result, for example, from manufacturing.
- the bottom portion of the fins are shown as having a 90 degrees angle with the surface of the graded doping region, i.e., the fins are shown as having a cross-sectional rectangular shape. It is understood that the bottom portion of the fins may have rounded or curved features.
- the regions illustrated in the figures are schematic in nature and their shapes are not intended to illustrate the actual shape of a region of a device and are not intended to limit the scope of the invention.
- a cleaning process is carried using a TMAH solution of about 25% by weight, at a temperature of about 85° C., and for a duration of about 30 minutes.
- a pre-cleaning such as piranha clean using a H 2 SO 4 :H 2 O in a volume ratio 2:1 for 2 minutes may also be performed.
- third semiconductor layer 407 is epitaxially grown in recess region 408 (block 320 ).
- third semiconductor layer 407 may include a p-type GaN layer that is grown non-conformally in the trench at a temperature of about 950° C. up to a thickness that is substantially planar to the bottom of metal layer 405 ′ (or hardmask 406 ′, if metal layer 405 ′ is omitted).
- the thickness of third semiconductor layer 407 is about 840 nm.
- the p-type GaN layer may be doped with Mg with a dopant concentration of about 1 ⁇ 10 19 atoms/cm 3 .
- the p-type GaN layer may be doped with Mg with a dopant concentration of about 1 ⁇ 10 19 atoms/cm 3 . Thereafter, a thermal anneal (e.g., a rapid thermal annealing in N 2 at 850° C. for 5 minutes) is performed to activate the Mg dopant atoms. The Mg atoms are then activated in the p-type GaN layer in an amount of greater than 10% by weight. In one embodiment, a remaining portion of a heavily N+ doped layer 404 (as shown in FIG. 4 B ) may be present between fins 403 ′ and metal layer 405 ′ to improve contact resistance between the fins 403 ′ and the metal layer 405 ′.
- a thermal anneal e.g., a rapid thermal annealing in N 2 at 850° C. for 5 minutes
- a planarization process may be performed on third semiconductor layer 407 .
- the planarization process includes removing an upper portion of third semiconductor layer 407 by etching.
- the planarization process includes removing about 0.2 ⁇ m of the upper portion of third semiconductor layer 407 .
- a first dielectric layer 410 a is formed on at least the planarized surface of fourth dielectric semiconductor layer 407 , and substantially conformal to the sidewall of the fin, the metal layer 405 ′ and the hardmask 406 ′.
- the first dielectric layer 410 a has a thickness of approximately 100 nm and may include Si 3 N 4 and be deposited by PECVD at about 300° C.
- a second dielectric layer 410 b is formed on first dielectric layer 410 a .
- second dielectric layer 410 b has a thickness of approximately 100 nm and may include SiO 2 and be deposited by PECVD at about 300° C.
- a third dielectric layer 410 c is formed on second dielectric layer 410 b .
- third dielectric layer 410 c has a thickness of approximately 400 nm and may include Si 3 N 4 and be deposited by PECVD at about 300° C.
- third dielectric layer 410 c (shown in FIG. 4 E ) is etched back to form a spacer 412 a on the sidewalls of second dielectric layer 410 b .
- spacer 412 a has a width at the foot of about 300 nm.
- second dielectric layer 410 b is etched using a substantially isotropic etch to expose the top of first dielectric layer 410 a over planarized region 407 and over hardmask 406 ′.
- the etch uses a wet etchant such as buffered HF; in another embodiment the etch uses a F-based plasma etch. After etching, the remaining portion of second dielectric layer 410 b adjacent to spacer 412 a is denoted 410 b′.
- third dielectric layer 410 c (spacer 412 a ), first dielectric layer 410 a , and hardmask 406 ′ are etched to expose the contact region over metal layer 405 ′.
- metal layer 405 ′ is omitted, and the contact region is the top of fin 403 ′.
- the remaining portion of second dielectric layer 410 b ′ (shown in FIG. 4 H ) is etched to expose the remaining surface of first dielectric layer 410 a.
- FIG. 4 J through FIG. 4 M are cross-sectional views showing intermediate stages of a method of fabricating a vertical-fin-based FET device according to a second embodiment of the present disclosure.
- a planarization process may be performed on third semiconductor layer 407 .
- the planarization process includes removing an upper portion of third semiconductor layer 407 by etching.
- the planarization process includes removing about 0.2 ⁇ m of the upper portion of third semiconductor layer 407 .
- first dielectric layer 450 is formed on the planarized surface of fourth semiconductor layer 407 , and a second dielectric layer 452 is formed on first dielectric layer 450 .
- first dielectric layer 450 may include SiO 2 and be deposited by PECVD at about 300° C.
- Second dielectric layer 452 may include Si 3 N 4 and be deposited by PECVD at about 300° C.
- second dielectric layer 452 is etched back to form a spacer 454 having a thickness of about 2,000 ⁇ on sidewalls of first dielectric layer 450 .
- first dielectric layer 450 is also etched back by a certain depth such that the upper surface of first dielectric layer 450 is within the thickness of hardmask layer 406 ′, as shown in FIG. 4 K .
- first dielectric layer 450 is further etched back exposing an upper surface of fourth semiconductor layer 407 .
- first dielectric layer 450 may be over-etched by an amount of 50% to expose an upper surface and a portion of sidewalls of hardmask layer 406 ′.
- hardmask layer 406 ′ and spacer 454 are removed while retaining the remaining portion of first dielectric layer 450 .
- metal layer 405 ′ has been removed, but it can be utilized to make electrical contact to fins 403 ′ and be included in the device structure as will be evident to one of skill in the art.
- FIG. 4 N through FIG. 4 U are cross-sectional views showing intermediate stages of a method of fabricating a vertical fin-based FET that can be applied to the first and the second embodiments.
- FIG. 4 N through 4 U are applied to the second embodiment and those skilled in the art can readily apply the same intermediate stages to the first embodiment.
- a source mask layer 415 is formed overlying the exposed upper surface of fourth semiconductor layer 407 and having an opening 415 a exposing a portion of first dielectric layer 450 and an upper surface of fins 403 ′.
- Source mask layer 415 also has an overhang 415 b extend over opening 415 a .
- source mask layer 415 is lift-off capable and has a bottom CD of 0.65 ⁇ m and a top CD of 0.55 ⁇ m.
- a source metal contact structure 416 is formed by deposition at a temperature of about 150° C. on the exposed upper surface of fins 403 ′.
- source metal contact structure 416 may include a stack structure comprising a first source metal layer 416 a on the upper surface of fins 403 ′, a second source metal layer 416 b on first source metal layer 416 a , and a third source metal layer 416 c on second source metal layer 416 b . If metal layer 405 ′ is present, first source metal layer 416 a is on the first metal layer 405 ′.
- first source metal layer 416 a includes Ti having a thickness of about 25 nm
- second source metal layer 416 b includes Al having a thickness of about 100 nm
- third source metal layer 416 c includes Mo having a thickness of about 40 nm.
- second source metal layer 416 b includes TiN and third source metal 416 c includes Al.
- second source metal layer 416 b includes TiN and third source metal 416 c is omitted.
- source mask layer 415 is applied in reverse tone after deposition of source metal contact structure 416 , and source metal contact structure 416 is etched (e.g., using RIE) except where reverse-tone mask layer 415 is present. Source mask layer 415 is then removed. Source metal contact structure 416 formed below opening 415 a will have a width of approximately 0.65 ⁇ m corresponding to the width of the opening.
- a rapid temperature annealing (RTA) treatment may be performed in N 2 at 850° C. for 5 minutes. After the RTA treatment, the source metal contact structure will have a specific resistance of less than about 10 ⁇ 5 ohm-cm.
- a junction-terminated edge (JTE) structure is formed outside the FET device active area by implantation (e.g., implanting nitrogen (N) or argon (Ar)) to enable stable high-voltage operation of the device.
- implantation e.g., implanting nitrogen (N) or argon (Ar)
- a gate metal mask layer 420 is formed overlying the exposed upper surface of the source metal structure and having an opening 420 a exposing a surface portion of fourth semiconductor layer 407 .
- Gate metal mask layer 420 also has an overhang 420 b extending over opening 420 a .
- gate metal mask layer 420 is lift-off capable and has a bottom CD of 0.9 ⁇ m and a top CD of 0.8 ⁇ m.
- gate metal contact structure 421 is formed by deposition through opening 420 a onto the exposed surface portion of fourth semiconductor layer 407 .
- gate metal contact structure 421 may include a stack structure comprising a first gate metal layer 421 a on the surface portion of fourth semiconductor layer 407 , a second gate metal layer 421 b on first gate metal layer 421 a , a third gate metal layer 421 c on second gate metal layer 421 b , and a fourth gate metal layer 421 d on third gate metal layer 421 c .
- first gate metal layer 421 a includes Ni
- second gate metal layer 421 b includes Au
- third gate metal layer 421 c includes Mo
- fourth gate metal layer 421 d includes Au.
- gate metal layers 421 c and 421 d are omitted, and first gate metal layer 421 a includes Ni and second gate metal 421 b includes Au.
- gate metal layer 421 d is omitted, and first gate metal layer 421 a includes Pd, second gate metal 421 b includes Pt, and third gate metal layer 421 c includes Au.
- gate metal mask layer 420 is removed and a thermal anneal is performed to provide a stable, low contact resistance contact.
- a rapid thermal annealing (RTA) treatment may be performed in O 2 at 500° C. for 10 minutes. After the thermal treatment, the gate metal contact structure 421 will have a specific resistance of less than about 10 ⁇ 3 ohm-cm.
- first interlayer dielectric layer 425 is deposited covering the gate metal contact structure 421 , the source metal contact structure 416 , and the surface of the fourth semiconductor layer 407 , using a plasma enhanced chemical vapor deposition (PECVD) process at a temperature of 300° C.
- PECVD plasma enhanced chemical vapor deposition
- First interlayer dielectric layer 425 is relatively conformal.
- first interlayer dielectric layer 425 has a thickness of approximately 50 nm and may include nitride (e.g., silicon nitride).
- a second interlayer dielectric layer 426 is deposited on first interlayer dielectric layer 425 using a plasma enhanced chemical vapor deposition (PECVD) process at a temperature of 300° C. (block 336 ).
- Second interlayer dielectric layer 426 has a thickness of approximately 50 nm and may include oxide (e.g., silicon oxide).
- a patterned photoresist layer 427 is formed over second interlayer dielectric layer 426 , which can be planarized or un-planarized. Patterned photoresist layer 427 is formed and patterned with well-known photolithography processes to define locations where a via hole 428 is to be formed. Next, first and second interlayer dielectric layers 425 , 426 are etched until an upper surface of the source metal contact structure 416 is exposed. In some embodiments, a via hole to the gate metal contact structure 421 may also be formed concurrently with via hole 428 for the source metal contact structure. In an embodiment, the via hole has a CD of approximately 0.45 ⁇ m.
- patterned photoresist layer 427 is removed.
- a conductive material 429 is formed filling via hole 428 , and a pad metal deposition is performed on the filled via hole by evaporation to a thickness of about 4 ⁇ m.
- the above described method of fabricating a vertical fin-based FET is advantageous in that a metal, metal alloy, or metal compound layer (e.g., TiN) is formed on the fin epitaxial layer followed by a hardmask layer.
- FIG. 5 is a cross-sectional view of a simulation cell structure using a 0.2 ⁇ m fin width.
- the nominal etch depth is 0.1 ⁇ m below the bottom of the fin layer (0.1 ⁇ m into the graded zone). Etch depth variations of +/ ⁇ 0.1 ⁇ m around the nominal were simulated, as well as a graded zone thickness of 0.2 ⁇ m for the second round and 0.3 ⁇ m for the third round of simulations.
- FIG. 6 is a graph illustrating a threshold voltage (in V) of a vertical fin-based FET device as a function of an etch offset (in ⁇ m) for a 0.3 ⁇ m fin and an ungraded epitaxial layer.
- the “0” on the x-axis represents the interface between the fin and the drift region. Positive values for the etch offset indicate an overetch into the drift region below the fin layer, and negative values for the etch offset indicate an underetch.
- the y-axis represents the voltage threshold (V). Referring to FIG. 6 , an overetch into the drift region below the fin layer results in a dramatic increase in the voltage threshold. Thus, the inventors have discovered the acceptable limit with respect to an overetch into the drift region for the conductance and the threshold voltage is about 0.1 ⁇ m.
- FIG. 7 is a graph illustrating an electric field E (in MV/cm) of a vertical fin-based FET device as a function of an etch offset (in ⁇ m) for a 0.3 ⁇ m fin and an ungraded epitaxial layer.
- the “0” on the x-axis represents the interface between the fin and the drift region. Positive values for the etch offset indicate an overetch into the drift region below the fin layer, and negative values for the etch offset indicate an underetch.
- the y-axis represents the electric field E (MV/cm).
- An underetch of the epitaxial layer i.e., above the interface with the drift layer results in a significant increase of the maximum E field. That is, the breakdown risk increases with an underetch of 0.1 ⁇ m or more.
- FIG. 8 is a graph illustrating channel leakage (in A) of a vertical fin-based FET device as a function of an etch offset (in ⁇ m) for a 0.3 ⁇ m fin and an ungraded epitaxial layer.
- the “0” in the x-axis represents the interface between the fin and the drift region. Positive values for the etch offset indicate an overetch into the drift region below the fin layer, and negative values for the etch offset indicate an underetch.
- the y-axis represents the drain-source leakage current Idss (A). Referring to FIG. 8 , there is no significant impact of the etch variation on the leakage current.
- FIG. 9 A is a graph illustrating a current density for a normal etch.
- FIG. 9 B is a graph illustrating a current density for a 0.1 ⁇ m overetch.
- FIG. 9 C is a graph illustrating a current density for a 0.2 ⁇ m overetch.
- A/cm 2 current density
- the solid horizontal line 910 is the nominal etch depth, and the dashed line 901 shows the fin/drift region interface.
- the x-axis represents the position of the current density in microns relative to the fin, where “1” corresponds to the middle of the fin.
- the y-axis represents the position of the etched drift region relative to the gate layer, where “0” corresponds to the upper surface of the gate layer, and “0.8” corresponds to the nominal bottom position of the gate layer.
- the high current density is around the interface between the bottom of the gate layer and the bottom of the fin, and the threshold voltage is in a nominal range.
- FIG. 9 B which illustrates a current density for a 0.1 ⁇ m overetch
- the interface with the bottom of the gate layer is located at 0.9 ⁇ m.
- the threshold voltage is high as indicated by the strip 902 .
- FIG. 9 C which illustrates a current density for a 0.2 ⁇ m overetch, the threshold voltage is worse as indicted by the strip 903 .
- FIG. 6 shows a significant increase in the threshold voltage at 0.2 ⁇ m overetch.
- FIG. 10 A is a graph illustrating an electric field at the gate corner for a normal etch.
- FIG. 10 B is a graph illustrating an electric field at the gate corner for a 0.1 ⁇ m underetch.
- FIG. 10 C is a graph illustrating a current density for a 0.2 ⁇ m underetch. As illustrated, these graphs show the electric field at the gate corner for different etch conditions. The nominal etch condition is indicated by the horizontal line 1010 marked as “N/N ⁇ Interface.”
- FIG. 10 A is a graph illustrating the electric field 1001 having a nominal value at the gate corner for a normal etch. The double arrow 1002 shows the heavily doped region below the interface with the gate layer.
- FIG. 10 B is a graph illustrating an electric field 1003 at the gate corner for a 0.1 ⁇ m underetch.
- the double arrow 1004 shows a portion of the heavily doped region disposed between the gate layer and the underetched region, which may cause a high electric filed at the gate corner.
- FIG. 10 C is a graph illustrating an electric field for a 0.2 ⁇ m underetch.
- the high-field region (indicated by ellipse 1007 in FIG. 10 B and ellipse 1008 in FIG. 10 C ) are near the gate corner with the fin.
- the heavily doped region, indicated by the double arrow 1006 is entirely disposed in the underetched region.
- FIG. 11 is a graph illustrating the drain-source on-resistance Ron (m ⁇ ) as a function of etch variation ( ⁇ m) for the 0.2 ⁇ m graded epitaxial layer. “0” corresponds to the middle of the 0.2 ⁇ m graded epitaxial layer between the fin and the drift regions. Ron increases significantly with a 0.1 ⁇ m overetch.
- the Ron upper limit “USL” upper specification limit
- USL upper specification limit
- FIG. 13 is a graph illustrating a maximum electric field (MV/cm) as a function of etch variation ( ⁇ m) for the 0.2 ⁇ m graded epitaxial layer.
- the 0.2 ⁇ m graded epitaxial layer does provide an improvement in the electric field with underetch, by allowing the nominal etch to end in the graded doping layer.
- the 0.1 ⁇ m underetch case is now similar to the nominal case in the first round of simulations, with a slight increase in the electric field because of the additional charge in the graded doping layer.
- FIG. 14 is a graph illustrating a high-voltage drain leakage current Idss (A) at 1200V as a function of etch variation ( ⁇ m) for the 0.2 ⁇ m graded epitaxial layer.
- Idss a high-voltage drain leakage current
- the high-voltage drain leakage current Idss remains well controlled with the graded epitaxial layer. That is, an overetch or underetch does not affect the leakage current.
- FIG. 15 is a graph illustrating the drain-source on-resistance Ron (m ⁇ ) as a function of etch variation ( ⁇ m) for the 0.3 ⁇ m graded epitaxial layer.
- the on-resistance Ron was well controlled for an underetch in the range of ⁇ 0.1 ⁇ m to zero.
- the on-resistance Ron increases by about 10% for the 0.1 ⁇ m overetch condition, which is acceptable and much less than on-resistance observed in the 0.2 ⁇ m graded epitaxial layer (see FIG. 11 ) used in the second set of simulations.
- FIG. 16 is a graph illustrating a threshold voltage Vt (V) as a function of etch variation ( ⁇ m) for the 0.3 ⁇ m graded epitaxial layer.
- Vt threshold voltage
- the threshold voltage Vt was well controlled for an underetch in the range of ⁇ 0.1 ⁇ m to zero.
- the threshold voltage Vt increase by about 10% with the 0.1 ⁇ m overetch, which is acceptable and much less than the threshold voltage Vt illustrated in FIG. 12 for the structure utilizing 0.2 ⁇ m graded epitaxial layer used in the second set of simulations.
- FIG. 17 is a graph illustrating an electric field (MV/cm) as a function of etch variation ( ⁇ m) for the 0.3 ⁇ m graded epitaxial layer.
- the electric field is higher with the 0.3 ⁇ m graded region than with the 0.2 ⁇ m graded region illustrated in FIG. 13 .
- the electric field is about 3.15 MV/cm (at the borderline), i.e., the maximum electric field is marginal at the minimum etch depth.
- the borderline or marginal condition would be improve by additional optimization, either through a change in the grading or re-centering of the nominal etch depth.
- the inventors have determined that using an abrupt fin-epitaxial layer to drift region doping transition, the expected fin-etch depth process variation will cause unacceptable variations in the drain-source on-resistance Ron, the threshold voltage Vt, and breakdown voltage. Inserting a graded-doping zone as a transition layer between the fin-epitaxial region and the drift region significantly improves the parameter variation with etch process variation. A linearly-graded, 0.3 ⁇ m transition zone achieves good control over the drain-source on-resistance Ron and Vt variations.
- the electric field is high, and the grading (or etch depth) is optimized by embodiments of the present invention to reduce the electric field levels to about 3 MV/cm.
- an existing Silvaco TCAD model for the FET device was modified to use In 0.15 Ga 0.85 N material in the gate region.
- Expected polarization charge at the In 0.15 Ga 0.85 N/GaN interface was calculated using material models and a strain calculation.
- Table 1 shows calculated charge components for the In 0.15 Ga 0.85 N/GaN interface.
- the graph shows a 2D cross section of total current density for the case where polarization is included.
- the net positive fixed charge at the interface due to polarization is expected to attract equal and opposite mobile charge (2D electron gas).
- the 2DEG at this location results in greater current spreading at the channel opening to the drift layer.
- the current 1903 flows horizontally along a lateral surface of the bottom portion of the gate layer via a two-dimensional electron gas (2DEG), which is induced by polarization of the In 0.15 Ga 0.85 N/GaN interface in the c-plane, then vertically in a direction toward the substrate and the drain metal contact through the drift region.
- 2DEG two-dimensional electron gas
- FIG. 20 C is a graph illustrating the off-state magnitude of electric field without polarization 2111 and with polarization 2112 .
- a vertical cutline 2113 is illustrated passing through the non-channel (p-n junction region). The presence of the 2DEG due to polarization results in high electric field at the interface in the off-state.
- Table 2 illustrates simulated electrical parameters of a baseline GaN FinFET vs. an In 0.15 Ga 0.85 N gate FinFET which includes polarization.
- Table 3 illustrates simulated electrical parameters of a baseline GaN FinFET vs. a non-polar InGaN gate FinFET.
- the use of InGaN results in a ⁇ 0.08V threshold voltage shift (1.15V vs. 1.23V) with a low electric field (2.6 MV/cm vs. 2.92 MV/cm).
- the channel doping can be re-tuned to return to the baseline threshold voltage, resulting in very little electrical difference between the structures.
- the advantage for InGaN will be lower temperature growth and better ohmic contact and p-type doping.
- FIG. 21 A is a graph illustrating current density through the channel of a baseline FET.
- FIG. 21 B is a graph illustrating current density through the channel of a non-polar FET with a p-type InGaN gate interfacing to an InGaN channel along a non-polar plane.
- FIG. 21 C is a graph of current density through the channel of the baseline FET (curve 2411 ) compared with that of the non-polar FET (curve 2412 ) at 150 degrees C.
- the current density corresponds to cutline 2110 (shown in FIG. 21 A ) positioned in the channel.
- FIG. 21 D is a graph of the band diagrams of the baseline FET compared with that of the non-polar FET.
- FinFETS with p-type gate regions utilizing InGaN are provided.
- the utilization of InGaN for the p-type gate material provides a number of benefits not available using conventional techniques.
- some process flows described herein utilize the lower growth temperature of InGaN compared to GaN, which serves to protect the regrowth hardmask utilized during the regrowth process.
- some embodiments utilize magnesium doping in which the Mg dopant is shallower in the InGaN layer, resulting in a higher ionization of the dopant at the same temperature.
- the lower bandgap of InGaN assists in the formation of ohmic contacts to the p-type region.
- Embodiments of the present invention consider the effect of polarization to achieve a desired trade-off between current spreading and high electric field, which has been demonstrated.
- a vertical fin-based FET device 2200 includes a semiconductor substrate 2202 , for example, a n+ doped semiconductor substrate.
- semiconductor substrate 2202 may include a III-nitride compound, such as n-type GaN.
- a first semiconductor layer 2204 is epitaxially grown on semiconductor substrate 2202 at a temperature between 950° C. and 1200° C., preferably between 1000° C. and 1150° C., and more preferably about 1100° C.
- first semiconductor layer 2204 may include a III-nitride material, such as n-type GaN.
- a III-nitride material such as n-type GaN.
- an etch process is performed using patterned hardmask layer 2210 as a mask to form a plurality of semiconductor fins 2206 on first semiconductor layer 2204 .
- Each of the plurality of semiconductor fins 2206 is separated by one of a plurality of recess regions 2205 .
- the plurality of semiconductors fins 2206 may include III-nitride compound, such as n-type GaN.
- semiconductor substrate 2202 may be heavily doped with n-type dopants in a dopant concentration in a range of about 5 ⁇ 10 17 atoms/cm 3 to about 1 ⁇ 10 19 atoms/cm 3 and a resistivity of less than 0.020 ohm-cm.
- the resistivity of the semiconductor substrate 2202 which may be implemented as an n+ doped semiconductor substrate, may be from about 0.001 ohm-cm to 0.018 ohm-cm, preferably less than 0.016 ohm-cm, and more preferably, less than 0.012 ohm-cm.
- first semiconductor layer 2204 is a drift layer having a thickness of about 12 ⁇ m and a dopant concentration in a range of about 1 ⁇ 10 16 atoms/cm 3 .
- the plurality of semiconductor fins 2206 can be characterized by uniform doping with n-type dopants of about 1.3 ⁇ 10 17 atoms/cm 3 and a thickness of about 12 ⁇ m.
- a graded doping layer (not shown in FIG. 22 A ), such as the graded doping region 460 shown in FIG. 4 C is disposed between first semiconductor layer 2204 and the plurality of semiconductor fins 2206 .
- each of the plurality of semiconductor fins 2206 has a width of about 0.2 ⁇ m, a height in a range between about 0.7 ⁇ m and 0.8 ⁇ m, and are spaced apart from each other by a recess region 2205 of about 2.0 ⁇ m, i.e., the fin pitch is about 2.0 ⁇ m.
- the fin pitch is about 2.0 ⁇ m.
- each of the plurality of semiconductor fins 2206 may include a metal, such as metal layer 405 shown in FIG. 4 C . The metal layer is disposed between hardmask layer 2210 and the top of each of the plurality of semiconductor fins 2206 . For sake of clarity, the metal layer is not shown in FIG. 22 A .
- a cleaning process is carried using a TMAH solution of about 25% by weight, at a temperature of about 85° C., and for a duration of about 5 minutes. Thereafter, in an embodiment, a polish etch process is performed.
- the polish etch process may include low power Cl-based chemistry using RIE.
- a pre-cleaning such as Piranha cleaning using a H 2 SO 4 :H 2 O in a volume ratio 2:1 for 2 minutes may also be performed prior to performing a cleaning using the TMAH solution.
- semiconductor gate layer 2208 is epitaxially regrown in each of the plurality of recess regions 2205 (shown in FIG. 22 A ).
- semiconductor gate layer 2208 may include a p-type GaN material that is grown non-conformally in the recess regions 2205 at a temperature of about 950° C. up to a thickness that is substantially planar to the bottom of hardmask layer 2210 .
- the thickness of semiconductor gate layer 2208 is about 840 nm.
- the p-type GaN layer may be doped with Mg with a dopant concentration of about 1 ⁇ 10 19 atoms/cm 3 .
- a thermal annealing e.g., a rapid thermal annealing in N 2 at 850° C. for 5 minutes
- a thermal annealing is performed to activate the Mg dopant atoms.
- the Mg atoms are then activated in the p-type GaN layer in an amount of greater than 1% by weight.
- a heavily n+ doped layer (not shown in FIG. 22 B ), such as layer 404 shown in FIG. 4 B , may be present between the plurality of semiconductor fins 2206 and hardmask layer 2210 .
- a planarization process may be performed on semiconductor gate layer 2208 .
- the planarization process includes removing an upper portion of semiconductor gate layer 2208 by etching, for example, removing 0.2 ⁇ m of the upper portion of semiconductor gate layer 2208 .
- first dielectric layer 2212 is formed over semiconductor gate layer 2208 and hardmask layer 2210 .
- first dielectric layer 2212 is substantially conformal to the sidewall of the hardmask layer 2210 .
- first dielectric layer 2212 has a thickness of approximately 200 nm and may include SiO 2 and be deposited by PECVD at about 300° C.
- a portion of first dielectric layer 2212 may be designated as a contact region 2214 substantially aligned with each of the plurality of semiconductor fins 2206 and a gate region 2216 substantially aligned with the semiconductor gate layer 2208 between fins.
- a photoresist layer 2218 that is patterned is formed on the gate region 2216 of first dielectric layer 2212 .
- the upper surface of photoresist layer 2218 is planar with the upper surface of contact region 2214 of first dielectric layer 2212 .
- patterned photoresist layer 2218 is formed and patterned with well-known photolithography processes to expose contact region 2214 of hardmask layer 2210 .
- contact region 2214 of first dielectric layer 2212 is etched using photoresist layer 2218 as a mask to expose the upper surface of hardmask layer 2210 .
- contact region 2214 is over etched to extend to a predetermined depth into first dielectric layer 2212 such that the upper surface of contact region 2214 of first dielectric layer 2212 is disposed within the thickness of hardmask layer 2210 .
- the predetermined depth is about 0.25 ⁇ m.
- a semiconductor source contact portion 2222 is regrown on upper surface 2220 of each of the plurality of semiconductor fins 2206 and coupled to each of the plurality of semiconductor fins 2206 .
- the semiconductor source contact portion 2222 includes n-type GaN with a dopant concentration of about 2 ⁇ 10 17 to 5 ⁇ 10 17 atoms/cm 3 . The regrowth of semiconductor source contact portion 2222 is self-limiting when the semiconductor source contact portion 2222 is characterized by a triangular shape.
- the semiconductor source contact portion 2222 can be characterized by an isosceles triangle shape having a base angle in a range between 58 degrees and 65 degrees in a cross-section view as illustrated in FIG. 22 F .
- the semiconductor source contact portion 2222 has a height of about ⁇ m-0.2 ⁇ m.
- a smooth surface for the regrowth facets can be obtained at a growth temperature in a range between 800° C. and 1150° C. and under a pressure of about 600 mbar with H 2 carrier gas.
- the regrowth temperature is in a range between 850° C. and 1100° C., preferably between 900° C. and 1050° C., and more preferably between about 930° C. and 970° C., e.g., 950° C. in an embodiment.
- a source contact structure is formed on first dielectric layer 2212 and semiconductor source contact portion 2222 .
- the source contact structure contains multiple (two to four) metal or metal alloy layers.
- the source contact structure may include a first source metal layer, a second source metal layer, and a third source metal layer.
- first source metal layer 2224 is formed overlying semiconductor source contact portion 2222 and first dielectric layer 2212 .
- first source metal layer 2224 may include titanium having a thickness of about 25 nm.
- second source metal layer 2226 is formed on first source metal layer 2224 and coupled to first source metal layer 2224 .
- second source metal layer 2226 may include aluminum having a thickness of 100 nm.
- third source metal layer 2228 is formed on second source metal layer 2226 and coupled to second source metal layer 2226 .
- third source metal layer 2228 may include molybdenum having a thickness of about 40 nm.
- second source metal layer 2226 may include titanium nitride and third source metal layer 2228 may include aluminum.
- third source metal layer 2228 is omitted.
- a source metal mask layer 2230 is formed on third source metal layer 2228 .
- Source metal mask layer 2230 has opening 2232 aligned with gate region 2216 .
- source metal mask layer 2230 is lift-off capable and has a bottom CD of about ⁇ m.
- third source metal layer 2228 , second source metal layer 2226 and first source metal layer 2224 are etched using source metal mask layer 2230 as a mask to expose the upper surface of first dielectric layer 2212 .
- the etching process may include Cl-based chemistry using RIE.
- first dielectric layer 2212 is etched away using the source metal mask layer 2230 as a mask to expose the upper surface of semiconductor gate layer 2208 .
- etching first dielectric layer 2212 may include F-based chemistry using RIE.
- source metal mask layer 2230 (shown in FIG. 22 H ) is removed.
- a thermal annealing process is performed to provide a stable, low contact resistance contact after removal of source metal mask layer 2230 .
- a rapid thermal annealing (RTA) treatment may be performed in N 2 at 825° C. for 90 seconds. After the RTA treatment, the source metal structure will preferably have a specific resistance of less than about 10 ⁇ 5 ohm-cm.
- vertical fin-based FET device 2300 includes a semiconductor substrate 2302 , which may be an n+ doped semiconductor substrate, a first semiconductor layer 2304 epitaxially grown on semiconductor substrate 2302 , and a plurality of semiconductor fins 2306 formed on first semiconductor layer 2304 .
- Each of the plurality of semiconductor fins 2306 is separated by one of a plurality of recess regions.
- a semiconductor gate layer 2308 is epitaxially formed in the plurality of recess regions.
- hardmask layer 2310 is present on top of each of the plurality of semiconductor fins 2306 .
- a first dielectric layer 2312 is formed on semiconductor gate layer 2308 and hardmask layer 2310 .
- first dielectric layer 2312 is substantially conformal to the sidewall of the hardmask layer 2310 .
- a portion of first dielectric layer 2312 may be designated as a contact region 2314 substantially aligned with each of the plurality of semiconductor fins 2306 and a gate region 2316 substantially aligned with the semiconductor gate layer 2308 between fins. Thereafter, a photoresist layer 2318 that is patterned is formed on gate region 2316 of first dielectric layer 2312 .
- contact region 2314 having a width of 0.6 ⁇ m when the width of each of the plurality of semiconductor fins 2306 is 0.2 ⁇ m.
- first dielectric layer 2312 is etched using photoresist layer 2318 as a mask to remove portions of first dielectric layer 2312 and hardmask layer 2310 and to form a plurality of recess regions 2320 .
- the upper surface 2324 of each of the plurality of semiconductor fins 2306 and a portion 2322 of the upper surface of semiconductor gate layer 2308 surrounding each of the plurality of semiconductor fins 2306 are exposed at the bottom of each of the plurality of recess regions 2320 .
- semiconductor source contact portion 2326 is epitaxially regrown in each of the plurality of recess regions 2320 and coupled to each of the plurality of semiconductor fins 2306 .
- semiconductor source contact portion 2326 includes a III-nitride material, such as n-type GaN with a dopant concentration of about 2 ⁇ 10 17 to 5 ⁇ 10 17 atoms/cm 3 .
- the regrowth of semiconductor source contact portion 2326 is self-limiting when the source contact portion 2326 is characterized by an isosceles trapezoid shape.
- semiconductor source contact portion 2326 has a height of about 0.1 ⁇ m-0.2 ⁇ m.
- a smooth surface for the regrowth facets can be obtained at a growth temperature in a range between 800° C. and 1150° C. and under a pressure of about 600 mbar with H 2 carrier gas.
- the regrowth temperature is in a range between 850° C. and 1100° C., preferably between 900° C. and 1050° C., and more preferably between about 930° C. and 970° C., e.g., 950° C. in an embodiment.
- first dielectric layer 2312 (shown in FIG. 23 D ) is removed after regrowth of semiconductor source contact portion 2326 to expose the upper surface of semiconductor gate layer 2308 .
- a wet etch process is performed to remove first dielectric layer 2312 .
- a source metal mask layer 2328 is formed overlying the exposed upper surface of semiconductor gate layer 2308 , having an opening 2338 exposing the upper surface of semiconductor source contact portion 2326 .
- source metal mask layer 2328 is lift-off capable and has a bottom CD of 0.6 ⁇ m and a top CD of ⁇ m.
- a source contact structure is formed on the exposed upper surface of semiconductor source contact portion 2326 at a temperature of about 25° C.-150° C.
- the source contact structure contains multiple (two to four) metal or metal alloy layers.
- the source contact structure may include a first source metal layer 2332 , a second source metal layer 2334 , and a third source metal layer 2336 .
- first source metal layer 2332 is formed overlying semiconductor source contact portion 2326 and source metal mask layer 2328 .
- first source metal layer 2332 may include titanium having a thickness of about 25 nm.
- second source metal layer 2334 is formed on first source metal layer 2332 and coupled to first source metal layer 2332 .
- source metal mask layer 2328 (shown in FIG. 23 F ) is dissolved to lift off metal layers 2332 , 2334 and 2336 deposited thereon, while metal layers 2332 , 2334 and 2336 deposited on the upper surface of semiconductor source contact portion 2326 remain intact.
- the source metal structure has a width of 0.6 ⁇ m.
- a rapid temperature annealing (RTA) treatment may be performed in N 2 at 825° C. for 90 seconds. After the RTA treatment, the source metal structure will preferably have a specific resistance of less than about 10 ⁇ 5 ohm-cm.
- the vertical fin-based FET device 2400 includes a semiconductor substrate 2402 , for example, a n+ doped semiconductor substrate, a first semiconductor layer 2404 epitaxially grown on semiconductor substrate 2402 , and a plurality of semiconductor fins 2406 formed on first semiconductor layer 2404 .
- Each of the plurality of semiconductor fins 2406 is separated by one of a plurality of recess regions.
- a semiconductor gate layer 2408 is epitaxially formed in the plurality of recess regions.
- hardmask layer 2410 is present on top of each of the plurality of semiconductor fins 2406 .
- hardmask layer 2410 is removed to exposed the upper surface of the plurality of semiconductor fins 2406 .
- an undoped semiconductor cap layer 2409 is epitaxially regrown in at least part of the upper portion of semiconductor gate layer 2408 .
- undoped semiconductor cap layer 2409 is epitaxially grown at substantially the central part in the upper portion of semiconductor gate layer 2408 between fins.
- a second semiconductor layer 2414 is epitaxially grown overlying the plurality of semiconductor fins 2406 and semiconductor gate layer 2408 .
- second semiconductor layer 2414 includes a III-nitride material, such as n-type GaN having a first dopant concentration.
- a third semiconductor layer 2415 is epitaxially grown on second semiconductor layer 2414 .
- third semiconductor layer 2415 includes a III-nitride compound, such as n-type GaN having a second dopant concentration greater than the first dopant concentration of second semiconductor layer 2414 .
- a region aligned with each of the plurality of semiconductor fins 2406 is designated as contact region 2413
- a region aligned with semiconductor gate layer 2408 is designated as gate region 2417 .
- the width of contact region 2413 may be determined according to requirement of the vertical fin-based FET device 2400 .
- the width of gate region 2417 at least covers the width of undoped semiconductor cap layer 2409 .
- a source metal structure is formed.
- the source metal structure contains multiple (two to four) metal or metal alloy layers.
- a first source metal layer 2416 is formed on third semiconductor layer 2415 .
- first source metal layer 2416 may include titanium having a thickness of about 25 nm.
- second source metal layer 2418 is formed on first source metal layer 2416 and coupled to first source metal layer 2416 .
- second source metal layer 2418 may include aluminum having a thickness of 100 nm.
- third source metal layer 2420 is formed on second source metal layer 2418 and coupled to second source metal layer 2418 .
- third source metal layer 2420 may include molybdenum having a thickness of about 40 nm.
- second source metal layer 2418 may include titanium nitride and third source metal layer 2420 may include aluminum.
- third source metal layer 2420 is omitted.
- a source metal mask layer 2422 is formed on third source metal layer 2420 .
- Source metal mask layer 2422 has opening 2424 substantially aligned with gate region 2417 .
- source metal layers 2420 , 2418 and 2416 are etched using source metal mask layer 2422 as a mask to expose the upper surface of third semiconductor layer 2415 .
- the etch process may include Cl-based chemistry using RIE.
- third and second semiconductor layers 2415 and 2414 are etched using source metal mask layer 2422 as a mask to expose the upper surface of semiconductor gate layer 2408 .
- the etch process may include Cl-based chemistry using RIE.
- a timed etch process is performed using source metal mask layer 2422 as a mask to extend into a predetermined depth in semiconductor gate layer 2408 .
- the timed etch process is performed to eliminate undoped semiconductor cap layer 2409 (shown in FIG. 24 B ).
- source metal mask layer 2422 (shown in FIG. 24 F ) is removed.
- a thermal annealing process is performed to provide a stable, low contact resistance contact after removal of source metal mask layer 2422 .
- a rapid thermal annealing (RTA) treatment may be performed in N 2 at 825° C. for 90 seconds. After the RTA treatment, the source metal structure will have a specific resistance of less than about 10 ⁇ 5 ohm-cm.
- Relative terms such as “below” or “above” or “upper” or “lower” or “horizontal” or “lateral” or “vertical” may be used herein to describe a relationship of one element, layer or region to another element, layer or region as illustrated in the figures. It will be understood that these terms are intended to encompass different orientations of the device in addition to the orientation depicted in the figures.
- Embodiments of the present disclosure are described herein with reference to cross-sectional illustrations that are schematic illustrations of idealized embodiments (and intermediate structures) of the invention.
- the thickness of layers and regions in the drawings may be enlarged relative to other layers and regions for clarity. Additionally, variations from the shapes of the illustrations as a result, for example, of manufacturing techniques and/or tolerances, are to be expected.
- embodiments of the invention should not be construed as limited to the particular shapes of regions illustrated herein but are to include deviations in shapes that result, for example, from manufacturing.
- an implanted region illustrated as a rectangle will, typically, have rounded or curved features and/or a gradient of implant concentration at its edges rather than a discrete change from implanted to non-implanted region.
- a buried region formed by implantation may result in some implantation in the region between the buried region and the surface through which the implantation takes place.
- the regions illustrated in the figures are schematic in nature and their shapes are not intended to illustrate the actual shape of a region of a device and are not intended to limit the scope of the invention.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Ceramic Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
Abstract
Description
- This application is a divisional of U.S. patent application Ser. No. 17/211,562, filed on Mar. 24, 2021, entitled “Method and System for Regrown Source Contacts for Vertical Gallium Nitride Based FETS,” which claims the benefit of priority to U.S. Provisional Patent Application No. 63/000,968, filed on Mar. 27, 2020, entitled “Method and System for Regrown Source Contacts for Vertical Gallium Nitride Based FETS,” the disclosures of which are hereby incorporated by reference in their entirety for all purposes.
- Power electronics are widely used in a variety of applications, including power conversion, electric motor drives, switching power supplies, lighting, etc. Power electronic devices such as transistors are commonly used in such power switching applications. The operation of the present generation of power transistor devices, particularly with high voltage (>600V) handling capability, is hampered by slow switching speeds, and high specific on-resistance.
- Thus, there is a need in the art for power transistor devices exhibiting low capacitance, a low, positive threshold voltage, and low specific on-resistance along with high breakdown voltage.
- The present invention relates generally to vertical fin-based field effect transistor (FET) devices with an improved combination of leakage current, maximum electric field, and on-resistance for a given threshold voltage. Embodiments of the present invention provide novel vertical-fin-based FET devices and methods of fabricating such FET devices with improved specific on-resistance, leakage current, and breakdown voltage.
- In one aspect of the present invention, a method for forming an alignment contact includes: providing a III-nitride substrate; epitaxially growing a first III-nitride layer on the III-nitride substrate, wherein the first III-nitride layer is characterized by a first conductivity type; forming a first hardmask layer on the first III-nitride layer; forming a plurality of III-nitride fins on the first III-nitride layer using the first hardmask layer as a mask, wherein each the plurality of III-nitride fins is separated by one of a plurality of first recess regions, wherein the plurality of III-nitride fins are characterized by the first conductivity type; epitaxially growing a III-nitride gate layer having a second conductivity type opposite to the first conductivity type in the plurality of first recess regions; forming a first dielectric layer on the first hardmask layer and the gate layer, wherein the first dielectric layer comprise a contact region aligned with each of the plurality of fins and a gate region aligned with the III-nitride gate layer; forming a photoresist layer on the gate region of the first dielectric layer; etching the contact region of the first dielectric layer using the photoresist layer as a mask to expose a upper surface of the first hardmask layer; removing the photoresist layer; removing the first hardmask layer to expose a upper surface of each of the plurality of III-nitride fins; and epitaxially regrowing a III-nitride source contact portion coupled to each of the plurality of III-nitride fins.
- In one embodiment, epitaxial regrowth of the III-nitride source contact portion is a self-limiting process on top of each of the plurality of III-nitride fins. In an embodiment, the width of the contact region can be at least three times the width of each of the plurality of III-nitride fins. In a particular embodiment, the III-nitride source contact portion can be characterized by an isosceles triangle shape having a base angle in a range between 58 degrees and 65 degrees in a cross-section view. The III-nitride substrate can be an n-GaN substrate, the first III-nitride layer and the plurality of III-nitride fins can include n-GaN epitaxial layers, and the III-nitride gate layer can include a p-GaN epitaxial layer. In an embodiment, the III-nitride gate layer is disposed in the plurality of first recess regions between adjacent III-nitride fins of the plurality of III-nitride fins.
- In an embodiment, the method also includes forming a first source metal layer overlying the III-nitride source contact portion and the first dielectric layer, forming a second source metal layer coupled to the first source metal layer, forming a third source metal layer coupled to the second source metal layer, forming a source metal mask layer having an opening aligned with the gate region of the first dielectric layer, etching the first, second and third source metal layer to expose an upper surface of the gate region of the first dielectric layer, etching the gate region of the first dielectric layer to expose a upper surface portion of the III-nitride gate layer, and removing the source metal mask layer.
- In another aspect of the present invention, a method for forming an alignment contact includes: providing a III-nitride substrate; epitaxially growing a first III-nitride layer on the III-nitride substrate, wherein the first III-nitride layer is characterized by a first conductivity type; forming a plurality of III-nitride fins on the first III-nitride layer, wherein each the plurality of III-nitride fins is separated by one of a plurality of first recess regions, wherein the plurality of III-nitride fins are characterized by the first conductivity type; epitaxially regrowing a III-nitride source contact portion on each of the plurality of III-nitride fins; and forming a source contact structure on the III-nitride source contact portions.
- In another aspect of the present invention, a method for forming an alignment contact includes: providing a III-nitride substrate; epitaxially growing a first III-nitride layer on the III-nitride substrate, wherein the first III-nitride layer is characterized by a first conductivity type; forming a first hardmask layer on the first III-nitride layer; forming a plurality of III-nitride fins on the first III-nitride layer using the first hardmask layer as a mask, wherein each of the plurality of III-nitride fins are separated by one of a plurality of first recess regions, wherein the plurality of III-nitride fins are characterized by the first conductivity type; epitaxially growing a III-nitride gate layer having a second conductivity type opposite to the first conductivity type in the plurality of first recess regions; forming a first dielectric layer on the first hardmask layer and the III-nitride gate layer, wherein the first dielectric layer comprise a contact region aligned with each of the plurality of fins and a gate region aligned with the III-nitride gate layer; forming a photoresist layer on the gate region of the first dielectric layer; etching the contact region of the first dielectric layer using the photoresist layer as a mask to form a second recess region, wherein a upper surface of each of the plurality of the III-nitride fins and a portion of upper surface of the III-nitride gate layer surrounding each of the plurality of III-nitride fins are exposed from a bottom surface of the second recession region; removing the photoresist layer; epitaxially regrowing a III-nitride source contact portion in the second recess region; and removing the first dielectric layer.
- In another aspect of the present invention, a method for forming an alignment contact includes: providing a III-nitride substrate; epitaxially growing a first III-nitride layer on the III-nitride substrate, wherein the first III-nitride layer is characterized by a first conductivity type; forming a plurality of III-nitride fins on the first III-nitride layer, wherein each of the plurality of III-nitride fins is separated by one of a plurality of first recess regions, wherein the plurality of III-nitride fins are characterized by the first conductivity type; epitaxially growing a III-nitride gate layer having a second conductivity type opposite to the first conductivity type in the plurality of first recess regions; epitaxially growing a second III-nitride layer overlying the plurality of the III-nitride fins and the III-nitride gate layer, wherein the second III-nitride layer is characterized by a first dopant concentration; epitaxially growing a third III-nitride layer coupled to the second III-nitride layer, wherein the third III-nitride layer is characterized by a second dopant concentration greater than the first dopant concentration; forming a first source metal layer coupled to the third III-nitride layer; forming a second source metal layer coupled to the first source metal layer; forming a third source metal layer coupled to the second source metal layer; forming a source metal mask layer having an opening aligned with a portion of the III-nitride gate layer; etching the first, second and third source metal layer to expose a upper surface portion of the third III-nitride layer; etching the third III-nitride layer and the second III-nitride layer and a portion of the III-nitride gate layer; and removing the source metal mask layer.
- In one embodiment, the method further includes epitaxially growing a undoped III-nitride cap layer coupled to the III-nitride gate layer.
- In one embodiment, etching the third III-nitride layer and the second III-nitride layer and the portion of the III-nitride gate layer, may include etching away the undoped III-nitride cap layer in the III-nitride gate layer. In some embodiments, the III-nitride substrate comprises an n-GaN substrate, the first III-nitride layer comprise an n-GaN epitaxial layer, and the plurality of III-nitride fins comprise n-GaN epitaxial layers.
- In another aspect of the present invention, a transistor includes: a III-nitride substrate; a first III-nitride layer on the III-nitride substrate, wherein the first III-nitride layer is characterized by a first conductivity type; a plurality of III-nitride fins on the first III-nitride layer, wherein each of the plurality of III-nitride fins is separated by one of a plurality of first recess regions, wherein the plurality of III-nitride fins are characterized by the first conductivity type; a III-nitride gate layer having a second conductivity type opposite to the first conductivity type in the plurality of first recess regions; and a regrown III-nitride source contact portion coupled to each of the plurality of III-nitride fins, wherein the III-nitride source contact portion is characterized by the first conductivity type.
- In one embodiment, the growth of the regrown III-nitride source contact portion is self-limiting on top of each of the plurality of III-nitride fins.
- Numerous benefits are achieved by way of the present invention over conventional techniques. For example, embodiments of the present invention provide methods and systems that utilize a graded doping region as a landing zone for etching of the vertical fin, thereby minimizing the impact of etch depth variation in the etch process on the on-resistance and gate-to-source capacitance of the FET. Moreover, other embodiments provide a self-aligned source contact to reduce or eliminate alignment issues in the contact formation process and thereby minimize parasitic capacitances. Additionally, some embodiments utilize an epitaxially-regrown gate layer on the graded doping region including a ternary III-V compound on a binary III-V compound substrate.
- The difference between the lattice constant of the ternary III-V compound gate layer and the binary III-V compound substrate and the induced strain generates a polarization charge which results in a two-dimensional electron gas (2DEG) at the interface with the gate layer. The 2DEG enables a current to first flow substantially in the horizontal direction along the lateral bottom surface of the gate layer, then in the vertical direction through the drift region, thereby reducing spreading resistance in the device and reducing the device specific on resistance. By controlling the etch depth into the graded doping region, the drain-source ON resistance, the threshold voltage, the electric field, and the drain-source leakage current can kept within a desired range. Additionally, some embodiments include applications to merged p-i-n/Schottky (MPS) diodes and to vertical MOSFETs. In particular, the use of an epitaxially regrown ternary III-V compound as the p-type region in an MPS diode can reduce the on-voltage of the diode. The graded doping region landing zone has similar advantages for vertical MOSFETs as for vertical JFETs, and the self-aligned source contact can also be applied to vertical MOSFET structures. These and other embodiments of the invention along with many of its advantages and features are described in more detail in conjunction with the text below and attached figures.
- The accompanying drawings form a part of the present disclosure, that describe exemplary embodiments of the present invention. The drawings together with the specification will explain the principles of the invention.
-
FIG. 1 is a cross-sectional view of a vertical-fin-based field effect transistor (FET) device according to an embodiment of the present disclosure. -
FIG. 2 is a simplified cross-sectional view of a vertical-fin-based FET device illustrating current flow from a lateral direction along a two-dimensional electron gas (2DEG) to a vertical direction toward the substrate according to an embodiment of the present disclosure. -
FIG. 3 is a simplified flowchart of a method of fabricating a vertical-fin-based FET device according to an embodiment of the present disclosure. -
FIGS. 4A-41 are cross-sectional views showing intermediate stages of a method of fabricating a vertical-fin-based FET device according to a first embodiment of the present disclosure. -
FIGS. 4J through 4M are cross-sectional views showing intermediate stages of a method of fabricating a vertical-fin-based FET device according to a second embodiment of the present disclosure. -
FIG. 4N throughFIG. 4U are cross-sectional views showing intermediate stages of a method of fabricating a vertical-fin-based FET device that can be applied to the first and second embodiments of the present disclosure. -
FIG. 5 is a simulation structure of a vertical-fin-based FET device having a 0.2 μm fin thickness. -
FIG. 6 is a graph illustrating a threshold voltage (in V) of a vertical-fin-based FET device as a function of an etch offset (in μm). -
FIG. 7 is a graph illustrating an electric field E (in MV/cm) of a vertical-fin-based FET device as a function of an etch offset (in μm). -
FIG. 8 is a graph illustrating channel leakage (in A) of a vertical-fin-based FET device as a function of an etch offset (in μm). -
FIG. 9A is a graph illustrating a current density for a normal etch. -
FIG. 9B is a graph illustrating a current density for a 0.1 μm overetch. -
FIG. 9C is a graph illustrating a current density for a 0.2 μm overetch. -
FIG. 10A is a graph illustrating an electric field at the gate corner for a normal etch. -
FIG. 10B is a graph illustrating an electric field at the gate corner for a 0.1 μm underetch. -
FIG. 10C is a graph illustrating a current density for a 0.2 μm underetch. -
FIG. 11 is a graph illustrating the on-resistance Ron as a function of etch variation (μm) for the 0.2 μm graded epitaxial layer. -
FIG. 12 is a graph illustrating a threshold voltage Vt (V) as a function of etch variation (μm) for the 0.2 μm graded epitaxial layer. -
FIG. 13 is a graph illustrating a maximum electric field (MV/cm) as a function of etch variation (μm) for the 0.2 μm graded epitaxial layer. -
FIG. 14 is a graph illustrating a high-voltage drain leakage current Idss (A) at 1200V as a function of etch variation (μm) for the 0.2 μm graded epitaxial layer. -
FIG. 15 is a graph illustrating the on-resistance Ron (mΩ) as a function of etch variation (μm) for the 0.3 μm graded epitaxial layer. -
FIG. 16 is a graph illustrating a threshold voltage Vt (V) as a function of etch variation (μm) for the 0.3 μm graded epitaxial layer. -
FIG. 17 is a graph illustrating an electric field (MV/cm) as a function of etch variation (μm) for the 0.3 μm graded epitaxial layer. -
FIG. 18 is a graph illustrating a high-voltage drain leakage current Idss (A) at 1200V as a function of etch variation (μm) for the 0.3 μm graded epitaxial layer. -
FIG. 19A is a graph illustrating an effect of no polarization charge on the current density predicted to result at the c-plane In0.15Ga0.85N/GaN interface. -
FIG. 19B is a graph illustrating an effect of the polarization charge predicted to result at the c-plane In0.15Ga0.85N/GaN interface according to some embodiments of the present disclosure. -
FIG. 20A is a graph illustrating an effect of an electric field predicted to result at the interface between the c-plane In0.15Ga0.85N gate layer and the GaN drift layer. -
FIG. 20B is a graph illustrating an effect of an electric field predicted to result at the c-plane In0.15Ga0.85N/GaN interface according to some embodiments of the present disclosure. The graph shows a relatively high electric field is formed due to the polarization in an off state. -
FIG. 20C is a graph illustrating the off-state magnitude of electric field without polarization and with polarization. -
FIG. 21A is a graph illustrating current density through the channel of a baseline FET. -
FIG. 21B is a graph illustrating current density through the channel of a non-polar FET. -
FIG. 21C is a graph of current density through the channel of the baseline FET compared with that of the non-polar FET. -
FIG. 21D is a graph of the band diagrams of the baseline FET compared with that of the non-polar FET. -
FIG. 22A throughFIG. 22J are cross-sectional views showing intermediate stages of a method of fabricating a vertical-fin-based FET device according to an embodiment of the present disclosure. -
FIG. 23A throughFIG. 23G are cross-sectional views showing intermediate stages of a method of fabricating a vertical-fin-based FET device according to an embodiment of the present disclosure. -
FIG. 24A throughFIG. 24G are cross-sectional views showing intermediate stages of a method of fabricating a vertical-fin-based FET device according to an embodiment of the present disclosure. - Embodiments of the present disclosure will be described more fully hereinafter with reference to the accompanying drawings. The disclosure may, however, be embodied in many different forms and should not be construed as limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the invention to those skilled in the art. The features may not be drawn to scale, some details may be exaggerated relative to other elements for clarity. Like numbers refer to like elements throughout.
- Embodiments of the present disclosure relate to vertical-fin-based field effect transistor (FET) devices. More particular, the present disclosure relates to vertical fin-based FET devices with improved leakage current, maximum electric field, and on-resistance for a given threshold voltage. Merely by way of example, the present disclosure relates to methods and vertical transistor devices with a graded doping zone in the doped drift region, and a regrown epitaxial gate layer in direct contact with the graded doping zone. Many advantages can be obtained by having the epitaxially regrown gate layer on the graded doping zone, such as improved on-resistance, maximum electric field, and current flow first in the lateral direction along the bottom interface layer of the gate layer than in the vertical direction through the drift layer toward the substrate.
-
FIG. 1 is a cross-sectional view of a vertical fin-based fieldeffect transistor device 100 according to an embodiment of the present disclosure. The terms “FET,” “FinFET,” and “vertical fin-based FET” are used interchangeable herein. Referring toFIG. 1 ,FET device 100 may include asemiconductor substrate 101, adrift layer 102 including a uniformly dopedregion 102 a onsemiconductor substrate 101 and a graded doping region 102 b on uniformly dopedregion 102 a, and a plurality offins 103 protruding from graded doping region 102 b. In one embodiment, each of thefins 103 may include a heavily dopedlayer 104 disposed in an upper portion of the fin and ametal layer 105 including materials including a refractory metal, refractory metal compound or refractory metal alloy layer (e.g., a TiN layer) disposed on heavily dopedlayer 104.FET device 100 may also include asource contact structure 106 on metal layer 105 (e.g., TiN).Source contact structure 106 may include a titanium (Ti)layer 106 a on metal layer 105 (e.g., TiN), an aluminum (Al)layer 106 b on titanium (Ti)layer 106 a, and a barrier metal layer (e.g., molybdenum (Mo), titanium (Ti), tantalum (Ta), or similar) 106 c on aluminum (Al)layer 106 b. -
FET device 100 may further include agate layer 110 having a bottom portion in direct contact with graded doping region 102 b, an insulatinglayer 111, for example, a dielectric (e.g., silicon dioxide or silicon nitride) layer disposed ongate layer 110 and surroundingfins 103, a gate contact structure 112 disposed ongate layer 110, a firstinterlayer dielectric layer 113 disposed on insulatinglayer 111 and gate contact structure 112, and a second interlayer dielectric layer 114 disposed on firstinterlayer dielectric layer 113. In one embodiment, gate contact structure 112 may include a nickel (Ni)layer 112 a disposed ongate layer 110, a first gold (Au)layer 112 b disposed on nickel (Ni)layer 112 a, a barrier metal (e.g., molybdenum (Mo), titanium (Ti), tantalum (Ta), or similar)layer 112 c disposed on first gold (Au)layer 112 b, and a second gold (Au)layer 112 d disposed onbarrier layer 112 c. -
FET device 100 may also include a first viacontact 115 extending through first and second interlayer dielectric layers 113, 114 and in contact withsource contact structure 106, a second viacontact 116 extending through first and second interlayer dielectric layers 113, 114 and in contact with gate contact structure 112, and adrain metal contact 117 on the bottom surface ofsemiconductor substrate 101. As used herein, the terms “drift layer” and “drift region” are used interchangeably, the terms “doped layer” and “doped region” are used interchangeably, and the terms “graded doping region” and “graded doping layer” are used interchangeably. - In some embodiments,
semiconductor substrate 101 may include an N+ doped III-nitride material,fins 103 may include an N doped III-nitride material having a first dopant concentration, uniformly dopedregion 102 a ofdrift layer 102 may include an N doped III-nitride material having a second dopant concentration lower than the first dopant concentration, and graded doping region 102 b having a third dopant concentration that linearly increases from the second dopant concentration to the first dopant concentration. - In one embodiment, the first dopant concentration is about 7.5×1016 atoms/
cm 3 and the second dopant concentration is about 1×1016 atoms/cm 3. - In one embodiment, the drift region has a thickness of about 12 μm, the graded doping region has a thickness of about 0.3 μm, and the semiconductor fin has a height in a range between about 0.7 μm and 0.8 μm and a width of about 0.2 μm.
- In one embodiment,
gate layer 110 may include an InxGa1-xN layer, where 0<x<1, i.e., x is between 0 and 1 and is not equal to 0 or 1. In one embodiment,gate layer 110 is disposed in a recess region between two adjacent fins and has aportion 110 a in contact with graded doping region 102 b. The depth (or the thickness) ofportion 110 a of the gate layer may affect the threshold voltage, the conductance, the maximum electric field of the FET device. The effect of the depth (or thickness) ofportion 110 a embedded in the graded doping region will be described in more detail below. - In one embodiment, the
FET device 100 may include asemiconductor substrate 101 that may include an N+ GaN material layer, adrain metal contact 117 disposed at its bottom surface, an NGaN drift layer 102 having a uniformly dopedregion 102 a disposed onsemiconductor substrate 101 and a graded doping region 102 b disposed on the uniformly dopedregion 102 a, and an epitaxial GaN layer disposed on the graded doping region and including a recess region for forming a plurality offins 103. The FET device may also include agate layer 110, for example, a p-type GaN gate layer, filling the recess region. The graded doping region 102 b may function as a landing pad to ensure sufficient contact forgate layer 110. In one embodiment, the gate layer may include a ternary compound semiconductor layer (e.g., an InxGa1-xN layer, where 0<x<1). In one embodiment,portion 110 a of thegate layer 110 may have a depth (or thickness) of about 0.1 μm (+/−0.1 μm) extending into graded doping region 102 b. The fins each may have a width of about 0.2 μm and are spaced from each other by a space of about 2.0 μm, i.e., the recess region or the gate layer filling the recess region between two adjacent fins has a lateral width of about 2.0 μm. The FET device may also include a two-dimensional electron gas (2DEG)layer 120 formed in an interface betweengate layer 110 and graded doping region 102 b. The surface area ofgate layer 110 is large, so that a current flows laterally along2DEG layer 120 before flowing vertically towarddrain metal layer 117 in the direction of the substrate, thereby improving the conductance (reducing the on-resistance) of the FET device. In other words, the channel FET device has two portions, with a first portion being a lateral channel that controls the current flow through the 2DEG layer, which distributes the current efficiently in the drift region, and a second portion being a vertical channel which carries the current vertically through the drift region towardsemiconductor substrate 101 and drainmetal layer 117. - In one embodiment, each of the fins may include a
metal layer 105 made of TiN and a multilayer source metal structure (e.g., stacked layers of Ti/Al or Ti/TiN/Al in which Ti is in contact withmetal layer 105. The FET device may also include an insulatinglayer 111, e.g., a silicon dioxide or silicon nitride layer ongate layer 110. Insulatinglayer 111 includes an opening where a gate contact structure 112 (i.e., a gate electrode) is formed in contact withgate layer 110. Gate contact structure 112 (i.e., a gate electrode) has a multilayer structure of metals, e.g., Pd/Pt/Au, where Pd is in contact withgate layer 110, or Ni and Au, in which the Ni is deposited in contact withgate layer 110. Other embodiments can include other gate electrode metal structures known to those skilled in the art. - In one embodiment, each of the fins may include an upper portion having sidewalls parallel to each other and substantially perpendicular to the surface of the substrate and a lower portion having sidewalls non-parallel to each other and forming an angle other than 90 degrees with the surface of the substrate. The parallel sidewalls may define a non-polar plane, such as an m-plane.
- In one embodiment, the 2DEG layer is induced by a polarization between the gate layer and the drift region in a c-plane, and the current flowing vertically through the drift region is along an m-plane.
-
FIG. 2 is a simplified cross-sectional view of avertical FET device 200 illustrating a current flow from a lateral direction along a 2DEG to a vertical direction toward the substrate according to an embodiment of the present disclosure. Referring toFIG. 2 ,vertical FET device 200 may include asubstrate 201, adrift layer 202overlying substrate 201, a plurality offins 203 protruding from a surface ofdrift layer 202, agate layer 210 ondrift layer 202 and surrounding the fins.FET device 20 may further include agate electrode 212 ongate layer 210, and a dielectric layer (e.g., silicon dioxide) 211 ongate layer 210 and surroundingfins 203 andgate electrode 212.FET device 20 may also include a two-dimensional electron gas 220 wheregate layer 220 meetsdrift layer 202 along the polar plane directions.FET device 20 may also include asource electrode 206 coupled tofins 203.FET device 20 is in an off-state when no electrical potential is applied togate electrode 212. - When an electrical potential is applied to
gate electrode 212, it modulates a continuous two-dimensional electron gas (2DEG) 220 that is electrically communicative with the drain electrode. The source current 231 flows laterally undergate layer 210 and vertically intodrain electrode 217. In one embodiment, the fins each have a width of about 0.2 μm and are spaced apart by a distance of about 2.0 μm. A polarization-induced2DEG 220 is formed in the interface between the gate layer and the graded doping region of the drift region, thereby distributing the current in the drift region to improve the conductance of the FET device. - Embodiments of the present disclosure further provide a method of fabricating a vertical FET device.
FIG. 3 is a simplified flowchart of amethod 300 of fabricating a vertical FET device with a regrown gate layer according to an embodiment of the present disclosure. Referring toFIG. 3 , a III-nitride substrate is provided (310). In an embodiment, the III-nitride substrate is an N+ GaN substrate having a resistivity in a range of about 0.020 ohm-cm. In one embodiment, the resistivity of the N+ GaN substrate may be from about 0.001 ohm-cm to 0.018 ohm-cm, preferably less than 0.016 ohm-cm, and more preferably, less than 0.012 ohm-cm.Method 300 also includes forming a first III-nitride epitaxial layer, for example, a 12 μm thick first III-nitride epitaxial layer (e.g., an N− GaN epitaxial layer) deposited on the III-nitride substrate (312). The first III-nitride epitaxial layer is epitaxially grown on the III-nitride substrate at a temperature between 950° C. and 1100° C. and is characterized by a first dopant concentration, e.g., N-type doping with a dopant concentration of about 1×1016 atoms/cm3. In some embodiments, the first III-nitride epitaxial layer is a drift layer including a uniformly doped region (layer) on the III-nitride substrate and a graded doping region (layer) on the uniformly doped region. In an embodiment, the uniformly doped region has a thickness of about 12 μm, and the graded doping region has a thickness of about 0.3 micron. In an embodiment, the surface ofsubstrate 310 is miscut from the c-plane at an angle to facilitate high-quality epitaxial growth for high-voltage operation of the drift layer. -
Method 300 further includes forming a second III-nitride epitaxial layer on the first III-nitride epitaxial layer (314). In an embodiment, the second III-nitride epitaxial layer is epitaxially grown on the first III-nitride epitaxial layer with a thickness of about 0.7 μm and is characterized by a second dopant concentration, e.g., N-type doping. The second dopant concentration is higher than the first dopant concentration in some embodiments. In an embodiment, the second dopant concentration is about 1.3×1017 atoms/cm3.Method 300 further includes forming a metal layer on the second III-nitride epitaxial layer and a patterned hardmask layer on the metal layer, and patterning the metal layer using the patterned hardmask layer as a mask (316).Method 300 further includes forming a recess region in the second III-nitride epitaxial layer using the patterned hardmask layer by an etch process, e.g., a reactive ion etching (RIE) process (318).Method 300 further includes regrowing a third III-nitride epitaxial layer in the recess region (320). The regrown III-nitride epitaxial layer may form a gate layer. In one embodiment, the regrown III-nitride epitaxial layer has a conductivity type opposite the conductivity type of the first and second III-nitride epitaxial layers. -
Method 300 further includes forming a first dielectric layer on the regrown III-nitride epitaxial layer and on the patterned hardmask layer and a second dielectric layer on the first dielectric layer (322).Method 300 further includes removing a portion of the second dielectric layer to form a spacer on sidewalls of the first dielectric layer on opposite sides of an upper portion of the fins (324).Method 300 further includes removing a portion of the first dielectric layer to expose a surface portion of the regrown III-nitride epitaxial layer while leaving a portion of the first dielectric layer on opposite sides of the fins (326).Method 300 further includes removing the spacer and the hardmask layer while exposing a surface of the metal layer and keeping the portion of the first dielectric layer on opposite sides of the fins (328). -
Method 300 further includes forming a source mask layer on the exposed surface portion of the regrown epitaxial III-nitride layer (330).Method 300 further includes forming a source contact structure on the surface of the metal layer and removing the source mask layer (332).Method 300 further includes forming a gate mask layer covering the source contact structure while exposing a surface portion of the regrown III-nitride epitaxial layer, forming a gate contact structure on the exposed surface portion of the regrown III-nitride epitaxial layer, and removing the gate mask layer (334).Method 300 further includes forming an interlayer dielectric layer covering the source contact structure and the gate contact structure, forming a patterned mask layer on an interlayer dielectric layer, etching the interlayer dielectric layer to form through holes extending to the source contact structure, and filling the through holes with a conductive material to form vias (336). It is noted that the through holes and vias to the gate contact structure can be formed concurrently with the formation of the through holes and vias to the source contact structure. - It should be appreciated that the specific steps illustrated in
FIG. 3 provide a particular method of fabricating a vertical FET device with a regrown gate layer according to an embodiment of the present invention. Other sequences of steps may also be performed according to alternative embodiments. For example, alternative embodiments of the present invention may perform the steps outlined above in a different order. Moreover, the individual steps illustrated inFIG. 3 may include multiple sub-steps that may be performed in various sequences as appropriate to the individual step. Furthermore, additional steps may be added or removed depending on the particular application. One of ordinary skill in the art would recognize many variations, modifications, and alternatives. - Referring once again to
FIG. 3 and with reference toFIGS. 4A through 4U , cross-sectional views showing intermediate stages of various methods of fabricating a vertical-fin-based FET device are shown according to several embodiments of the present disclosure. Referring toFIG. 4A , an N+ doped III-nitride substrate 401 is provided (block 310). A first N-doped semiconductor (drift) layer, referred to asfirst semiconductor layer 402, is epitaxially grown on N+ doped III-nitride substrate 401 (block 312) at a temperature between 950° C. and 1200° C., preferably between 1000° C. and 1150° C., and more preferably about 1100° C. InFIG. 4B , a gradeddoping region 460 having a thickness of about 0.3 μm is disposed between the first and second semiconductor layers and has a dopant concentration that linearly increases from about 1×1016 atoms/cm3 to 1.3×1017 atoms/cm3, i.e., from the first semiconductor layer toward the second semiconductor layer. - A second N doped
semiconductor layer 403 is epitaxially grown on first semiconductor layer 402 (block 314) at a temperature between 950° C. and 1200° C., preferably between 1000° C. and 1150° C., and more preferably about 1100° C. Referring toFIG. 4B , ametal layer 405 is formed onsecond semiconductor layer 403, and a patternedhardmask layer 406 is formed on metal layer 405 (block 316). In one embodiment, a heavily N+ dopedlayer 404 may be present betweensecond semiconductor layer 403 andmetal layer 405 to improve contact resistance between the second semiconductor layer and the metal layer. In an embodiment, a hardmask layer may include Si3N4 and is formed with a thickness of about 400 nm by PECVD at about 300° C. In an embodiment, patternedhardmask layer 406 may be formed using RIE with F-based chemistry. In an embodiment,metal layer 405 is omitted. - In an embodiment, N+ doped III-
nitride substrate 401 is heavily doped with N-type dopants in a dopant concentration in a range of about 5×1017 atoms/cm3 to about 1×1019 atoms/cm3 and a resistivity of less than 0.020 ohm-cm. In one embodiment, the resistivity of the N+ doped III-nitride substrate may be from about 0.001 ohm-cm to 0.018 ohm-cm, preferably less than 0.016 ohm-cm, and more preferably, less than 0.012 ohm-cm.First semiconductor layer 402 is a drift layer having a thickness of about 12 μm in a dopant concentration in a range of about 1×1016 atoms/cm3.Second semiconductor layer 403 is a fin conduction layer having a uniform doped region with N-type dopants of about 1.3×1017 atoms/cm3 and a thickness of about 12 μm.Metal layer 405 may include TiN, andhardmask layer 406 may include silicon nitride. In some of the following drawings and figures, gradeddoping region 460 and heavily N+ dopedlayer 404 are omitted for the sake of clarity. - Referring to
FIG. 4C , an etch process is performed using the patternedhardmask 406 as a mask to form a plurality offins 403′ (block 318). In some embodiments, the fins each have a width of about 0.2 μm, a height in a range between about 0.7 μm and 0.8 μm, and are spaced apart from each other by a space of about 2 μm, i.e., the fin pitch is about 2 μm. To achieve uniform height of the fins, good controllability of the depth of the etch process is required. In accordance with the present disclosure, an etch process may include Cl-based chemistry using RIE and is carried out to remove a portion ofsecond semiconductor layer 403 to form arecess region 408. In an embodiment, the etch process may stop when about 0.1 μm of gradeddoping region 460 is removed. The use of the graded doping region to mitigate the electrical effects of the etch process variation or tolerance is utilized as will be described in detail further below. - It is noted that the bottom portion of the fins may have a shape different from the shape shown in
FIG. 4C after the etch process. Embodiments of the present disclosure are described herein with reference to cross-section illustrations that are schematic illustrations of idealized embodiments (and intermediate structures) of the invention. The thickness of layers and regions in the drawings may be exaggerated for clarity. Additionally, variations from the shapes of the illustrations as a result, for example, of manufacturing techniques and/or tolerances, are to be expected. Thus, embodiments of the invention should not be construed as limited to the particular shapes of regions illustrated herein but are to include deviations in shapes that result, for example, from manufacturing. In the following drawings, the bottom portion of the fins are shown as having a 90 degrees angle with the surface of the graded doping region, i.e., the fins are shown as having a cross-sectional rectangular shape. It is understood that the bottom portion of the fins may have rounded or curved features. Thus, the regions illustrated in the figures are schematic in nature and their shapes are not intended to illustrate the actual shape of a region of a device and are not intended to limit the scope of the invention. - In one embodiment, after forming the trench, a cleaning process is carried using a TMAH solution of about 25% by weight, at a temperature of about 85° C., and for a duration of about 30 minutes. In another embodiment, prior to performing a cleaning using the TMAH solution, a pre-cleaning such as piranha clean using a H2SO4:H2O in a volume ratio 2:1 for 2 minutes may also be performed.
- Referring to
FIG. 4D , after the cleaning, athird semiconductor layer 407 is epitaxially grown in recess region 408 (block 320). In an embodiment,third semiconductor layer 407 may include a p-type GaN layer that is grown non-conformally in the trench at a temperature of about 950° C. up to a thickness that is substantially planar to the bottom ofmetal layer 405′ (orhardmask 406′, ifmetal layer 405′ is omitted). In one embodiment, the thickness ofthird semiconductor layer 407 is about 840 nm. The p-type GaN layer may be doped with Mg with a dopant concentration of about 1×1019 atoms/cm3. The p-type GaN layer may be doped with Mg with a dopant concentration of about 1×1019 atoms/cm3. Thereafter, a thermal anneal (e.g., a rapid thermal annealing in N2 at 850° C. for 5 minutes) is performed to activate the Mg dopant atoms. The Mg atoms are then activated in the p-type GaN layer in an amount of greater than 10% by weight. In one embodiment, a remaining portion of a heavily N+ doped layer 404 (as shown inFIG. 4B ) may be present betweenfins 403′ andmetal layer 405′ to improve contact resistance between thefins 403′ and themetal layer 405′. - In a first embodiment, referring to
FIG. 4E , a planarization process may be performed onthird semiconductor layer 407. In an embodiment, the planarization process includes removing an upper portion ofthird semiconductor layer 407 by etching. In an embodiment, the planarization process includes removing about 0.2 μm of the upper portion ofthird semiconductor layer 407. - Thereafter, a first
dielectric layer 410 a is formed on at least the planarized surface of fourthdielectric semiconductor layer 407, and substantially conformal to the sidewall of the fin, themetal layer 405′ and thehardmask 406′. In an embodiment, thefirst dielectric layer 410 a has a thickness of approximately 100 nm and may include Si3N4 and be deposited by PECVD at about 300° C. Asecond dielectric layer 410 b is formed on firstdielectric layer 410 a. In an embodiment,second dielectric layer 410 b has a thickness of approximately 100 nm and may include SiO2 and be deposited by PECVD at about 300° C. Athird dielectric layer 410 c is formed on seconddielectric layer 410 b. In an embodiment, thirddielectric layer 410 c has a thickness of approximately 400 nm and may include Si3N4 and be deposited by PECVD at about 300° C. - Referring to
FIG. 4F , thirddielectric layer 410 c (shown inFIG. 4E ) is etched back to form aspacer 412 a on the sidewalls of seconddielectric layer 410 b. In one embodiment,spacer 412 a has a width at the foot of about 300 nm. - Referring to
FIG. 4G ,second dielectric layer 410 b is etched using a substantially isotropic etch to expose the top of firstdielectric layer 410 a overplanarized region 407 and overhardmask 406′. In one embodiment, the etch uses a wet etchant such as buffered HF; in another embodiment the etch uses a F-based plasma etch. After etching, the remaining portion of seconddielectric layer 410 b adjacent to spacer 412 a is denoted 410 b′. - Referring to
FIG. 4H , thirddielectric layer 410 c (spacer 412 a), firstdielectric layer 410 a, and hardmask 406′ are etched to expose the contact region overmetal layer 405′. In one embodiment,metal layer 405′ is omitted, and the contact region is the top offin 403′. - Referring to
FIG. 4I , the remaining portion of seconddielectric layer 410 b′ (shown inFIG. 4H ) is etched to expose the remaining surface of firstdielectric layer 410 a. -
FIG. 4J throughFIG. 4M are cross-sectional views showing intermediate stages of a method of fabricating a vertical-fin-based FET device according to a second embodiment of the present disclosure. In the second embodiment, starting with the structure shown inFIG. 4D , and referring toFIG. 4J , a planarization process may be performed onthird semiconductor layer 407. In an embodiment, the planarization process includes removing an upper portion ofthird semiconductor layer 407 by etching. In an embodiment, the planarization process includes removing about 0.2 μm of the upper portion ofthird semiconductor layer 407. Thereafter, a firstdielectric layer 450 is formed on the planarized surface offourth semiconductor layer 407, and asecond dielectric layer 452 is formed on firstdielectric layer 450. In an embodiment, firstdielectric layer 450 may include SiO2 and be deposited by PECVD at about 300° C.Second dielectric layer 452 may include Si3N4 and be deposited by PECVD at about 300° C. - Referring to
FIG. 4K ,second dielectric layer 452 is etched back to form aspacer 454 having a thickness of about 2,000 Å on sidewalls of firstdielectric layer 450. In one embodiment, firstdielectric layer 450 is also etched back by a certain depth such that the upper surface of firstdielectric layer 450 is within the thickness ofhardmask layer 406′, as shown inFIG. 4K . - Referring to
FIG. 4L , firstdielectric layer 450 is further etched back exposing an upper surface offourth semiconductor layer 407. In an embodiment, firstdielectric layer 450 may be over-etched by an amount of 50% to expose an upper surface and a portion of sidewalls ofhardmask layer 406′. - Referring to
FIG. 4M ,hardmask layer 406′ andspacer 454 are removed while retaining the remaining portion of firstdielectric layer 450. For purposes of clarity,metal layer 405′ has been removed, but it can be utilized to make electrical contact tofins 403′ and be included in the device structure as will be evident to one of skill in the art. -
FIG. 4N throughFIG. 4U are cross-sectional views showing intermediate stages of a method of fabricating a vertical fin-based FET that can be applied to the first and the second embodiments. For purposes of illustration,FIG. 4N through 4U are applied to the second embodiment and those skilled in the art can readily apply the same intermediate stages to the first embodiment. Referring toFIG. 4N , asource mask layer 415 is formed overlying the exposed upper surface offourth semiconductor layer 407 and having an opening 415 a exposing a portion of firstdielectric layer 450 and an upper surface offins 403′.Source mask layer 415 also has anoverhang 415 b extend overopening 415 a. In an embodiment,source mask layer 415 is lift-off capable and has a bottom CD of 0.65 μm and a top CD of 0.55 μm. - Referring to
FIG. 4O , a sourcemetal contact structure 416 is formed by deposition at a temperature of about 150° C. on the exposed upper surface offins 403′. In an embodiment, sourcemetal contact structure 416 may include a stack structure comprising a firstsource metal layer 416 a on the upper surface offins 403′, a secondsource metal layer 416 b on firstsource metal layer 416 a, and a thirdsource metal layer 416 c on secondsource metal layer 416 b. Ifmetal layer 405′ is present, firstsource metal layer 416 a is on thefirst metal layer 405′. In an embodiment, firstsource metal layer 416 a includes Ti having a thickness of about 25 nm, secondsource metal layer 416 b includes Al having a thickness of about 100 nm, and thirdsource metal layer 416 c includes Mo having a thickness of about 40 nm. In another embodiment, secondsource metal layer 416 b includes TiN andthird source metal 416 c includes Al. In another embodiment, secondsource metal layer 416 b includes TiN andthird source metal 416 c is omitted. After forming the source metal contact structure,source mask layer 415 is dissolved to lift off the metal layers deposited thereon, while the metal layers deposited on the upper surface of the fins remain intact. In another embodiment,source mask layer 415 is applied in reverse tone after deposition of sourcemetal contact structure 416, and sourcemetal contact structure 416 is etched (e.g., using RIE) except where reverse-tone mask layer 415 is present.Source mask layer 415 is then removed. Sourcemetal contact structure 416 formed below opening 415 a will have a width of approximately 0.65 μm corresponding to the width of the opening. In an embodiment, a rapid temperature annealing (RTA) treatment may be performed in N2 at 850° C. for 5 minutes. After the RTA treatment, the source metal contact structure will have a specific resistance of less than about 10−5 ohm-cm. - In some embodiments, a junction-terminated edge (JTE) structure is formed outside the FET device active area by implantation (e.g., implanting nitrogen (N) or argon (Ar)) to enable stable high-voltage operation of the device.
- Referring to
FIG. 4P , a gatemetal mask layer 420 is formed overlying the exposed upper surface of the source metal structure and having an opening 420 a exposing a surface portion offourth semiconductor layer 407. Gatemetal mask layer 420 also has anoverhang 420 b extending over opening 420 a. In an embodiment, gatemetal mask layer 420 is lift-off capable and has a bottom CD of 0.9 μm and a top CD of 0.8 μm. - Referring to
FIG. 4Q , a gatemetal contact structure 421 is formed by deposition through opening 420 a onto the exposed surface portion offourth semiconductor layer 407. In an embodiment, gatemetal contact structure 421 may include a stack structure comprising a firstgate metal layer 421 a on the surface portion offourth semiconductor layer 407, a secondgate metal layer 421 b on firstgate metal layer 421 a, a thirdgate metal layer 421 c on secondgate metal layer 421 b, and a fourthgate metal layer 421 d on thirdgate metal layer 421 c. In an embodiment, firstgate metal layer 421 a includes Ni, secondgate metal layer 421 b includes Au, thirdgate metal layer 421 c includes Mo, and fourthgate metal layer 421 d includes Au. In another embodiment,gate metal layers gate metal layer 421 a includes Ni andsecond gate metal 421 b includes Au. In another embodiment,gate metal layer 421 d is omitted, and firstgate metal layer 421 a includes Pd,second gate metal 421 b includes Pt, and thirdgate metal layer 421 c includes Au. After forming the gate metal contact structure, gatemetal mask layer 420 is dissolved to lift off the metal layers deposited on the gate mask layer while the metal layers deposited on the surface portion offourth semiconductor layer 407 remain intact. - Referring to
FIG. 4R , gatemetal mask layer 420 is removed and a thermal anneal is performed to provide a stable, low contact resistance contact. In an embodiment, a rapid thermal annealing (RTA) treatment may be performed in O2 at 500° C. for 10 minutes. After the thermal treatment, the gatemetal contact structure 421 will have a specific resistance of less than about 10−3 ohm-cm. - Referring to
FIG. 4S , a firstinterlayer dielectric layer 425 is deposited covering the gatemetal contact structure 421, the sourcemetal contact structure 416, and the surface of thefourth semiconductor layer 407, using a plasma enhanced chemical vapor deposition (PECVD) process at a temperature of 300° C. Firstinterlayer dielectric layer 425 is relatively conformal. In an embodiment, firstinterlayer dielectric layer 425 has a thickness of approximately 50 nm and may include nitride (e.g., silicon nitride). Next, a secondinterlayer dielectric layer 426 is deposited on firstinterlayer dielectric layer 425 using a plasma enhanced chemical vapor deposition (PECVD) process at a temperature of 300° C. (block 336). Secondinterlayer dielectric layer 426 has a thickness of approximately 50 nm and may include oxide (e.g., silicon oxide). - Referring to
FIG. 4T , a patternedphotoresist layer 427 is formed over secondinterlayer dielectric layer 426, which can be planarized or un-planarized. Patternedphotoresist layer 427 is formed and patterned with well-known photolithography processes to define locations where a viahole 428 is to be formed. Next, first and second interlayer dielectric layers 425, 426 are etched until an upper surface of the sourcemetal contact structure 416 is exposed. In some embodiments, a via hole to the gatemetal contact structure 421 may also be formed concurrently with viahole 428 for the source metal contact structure. In an embodiment, the via hole has a CD of approximately 0.45 μm. - Next, patterned
photoresist layer 427 is removed. Referring toFIG. 4U , aconductive material 429 is formed filling viahole 428, and a pad metal deposition is performed on the filled via hole by evaporation to a thickness of about 4 μm. The above described method of fabricating a vertical fin-based FET is advantageous in that a metal, metal alloy, or metal compound layer (e.g., TiN) is formed on the fin epitaxial layer followed by a hardmask layer. -
FIG. 5 is a cross-sectional view of a simulation cell structure using a 0.2 μm fin width. The nominal etch depth is 0.1 μm below the bottom of the fin layer (0.1 μm into the graded zone). Etch depth variations of +/−0.1 μm around the nominal were simulated, as well as a graded zone thickness of 0.2 μm for the second round and 0.3 μm for the third round of simulations. -
FIG. 6 is a graph illustrating a threshold voltage (in V) of a vertical fin-based FET device as a function of an etch offset (in μm) for a 0.3 μm fin and an ungraded epitaxial layer. The “0” on the x-axis represents the interface between the fin and the drift region. Positive values for the etch offset indicate an overetch into the drift region below the fin layer, and negative values for the etch offset indicate an underetch. The y-axis represents the voltage threshold (V). Referring toFIG. 6 , an overetch into the drift region below the fin layer results in a dramatic increase in the voltage threshold. Thus, the inventors have discovered the acceptable limit with respect to an overetch into the drift region for the conductance and the threshold voltage is about 0.1 μm. -
FIG. 7 is a graph illustrating an electric field E (in MV/cm) of a vertical fin-based FET device as a function of an etch offset (in μm) for a 0.3 μm fin and an ungraded epitaxial layer. The “0” on the x-axis represents the interface between the fin and the drift region. Positive values for the etch offset indicate an overetch into the drift region below the fin layer, and negative values for the etch offset indicate an underetch. The y-axis represents the electric field E (MV/cm). An underetch of the epitaxial layer (i.e., above the interface with the drift layer) results in a significant increase of the maximum E field. That is, the breakdown risk increases with an underetch of 0.1 μm or more. -
FIG. 8 is a graph illustrating channel leakage (in A) of a vertical fin-based FET device as a function of an etch offset (in μm) for a 0.3 μm fin and an ungraded epitaxial layer. The “0” in the x-axis represents the interface between the fin and the drift region. Positive values for the etch offset indicate an overetch into the drift region below the fin layer, and negative values for the etch offset indicate an underetch. The y-axis represents the drain-source leakage current Idss (A). Referring toFIG. 8 , there is no significant impact of the etch variation on the leakage current. -
FIG. 9A is a graph illustrating a current density for a normal etch.FIG. 9B is a graph illustrating a current density for a 0.1 μm overetch.FIG. 9C is a graph illustrating a current density for a 0.2 μm overetch. Thus, these graphs illustrate current density (A/cm 2) as a function of position relative to the fin for several etch conditions for a 0.3 μm fin and an ungraded epitaxial layer. The fin is located at the right side of each graph. The solidhorizontal line 910 is the nominal etch depth, and the dashedline 901 shows the fin/drift region interface. The x-axis represents the position of the current density in microns relative to the fin, where “1” corresponds to the middle of the fin. The y-axis represents the position of the etched drift region relative to the gate layer, where “0” corresponds to the upper surface of the gate layer, and “0.8” corresponds to the nominal bottom position of the gate layer. - Referring to
FIG. 9A , for a nominal etch that terminates at the bottom of the gate layer, i.e., the etch depth is 0.8 μm and terminates at the interface with the drift region, the high current density is around the interface between the bottom of the gate layer and the bottom of the fin, and the threshold voltage is in a nominal range. InFIG. 9B , which illustrates a current density for a 0.1 μm overetch, the interface with the bottom of the gate layer is located at 0.9 μm. The threshold voltage is high as indicated by thestrip 902. InFIG. 9C , which illustrates a current density for a 0.2 μm overetch, the threshold voltage is worse as indicted by thestrip 903. The results are also confirmed inFIG. 6 , which shows a significant increase in the threshold voltage at 0.2 μm overetch. -
FIG. 10A is a graph illustrating an electric field at the gate corner for a normal etch.FIG. 10B is a graph illustrating an electric field at the gate corner for a 0.1 μm underetch.FIG. 10C is a graph illustrating a current density for a 0.2 μm underetch. As illustrated, these graphs show the electric field at the gate corner for different etch conditions. The nominal etch condition is indicated by thehorizontal line 1010 marked as “N/N− Interface.”FIG. 10A is a graph illustrating theelectric field 1001 having a nominal value at the gate corner for a normal etch. Thedouble arrow 1002 shows the heavily doped region below the interface with the gate layer.FIG. 10B is a graph illustrating an electric field 1003 at the gate corner for a 0.1 μm underetch. Thedouble arrow 1004 shows a portion of the heavily doped region disposed between the gate layer and the underetched region, which may cause a high electric filed at the gate corner.FIG. 10C is a graph illustrating an electric field for a 0.2 μm underetch. The high-field region (indicated by ellipse 1007 inFIG. 10B andellipse 1008 inFIG. 10C ) are near the gate corner with the fin. The heavily doped region, indicated by thedouble arrow 1006, is entirely disposed in the underetched region. - 0.2 μm Fin with 0.2 μm Graded Epitaxial Layer
-
FIG. 11 is a graph illustrating the drain-source on-resistance Ron (mΩ) as a function of etch variation (μm) for the 0.2 μm graded epitaxial layer. “0” corresponds to the middle of the 0.2 μm graded epitaxial layer between the fin and the drift regions. Ron increases significantly with a 0.1 μm overetch. Referring toFIG. 11 , the Ron upper limit “USL” (upper specification limit) is reached at about 0.05 μm overetch. That is, when the etch variation is within the range between ±0.1 μm, the on-resistance value will be outside the upper specification limit. -
FIG. 12 is a graph illustrating a threshold voltage Vt (V) as a function of etch variation (μm) for the 0.2 μm graded epitaxial layer. “0” corresponds to the middle of the 0.2 μm graded epitaxial layer between the fin and the drift regions. Similar to the on-resistance, the threshold voltage Vt increases significantly with 0.1 μm overetch. That is, when the graded doping zone is overetched, the threshold value may increase to an unacceptable value. Referring toFIGS. 11 and 12 , an underetch does provide an improvement in the on-resistance and threshold voltage. The underetch also provides an improvement of the maximum electric field and leakage current, as shown inFIGS. 13 and 14 below. -
FIG. 13 is a graph illustrating a maximum electric field (MV/cm) as a function of etch variation (μm) for the 0.2 μm graded epitaxial layer. The 0.2 μm graded epitaxial layer does provide an improvement in the electric field with underetch, by allowing the nominal etch to end in the graded doping layer. The 0.1 μm underetch case is now similar to the nominal case in the first round of simulations, with a slight increase in the electric field because of the additional charge in the graded doping layer. -
FIG. 14 is a graph illustrating a high-voltage drain leakage current Idss (A) at 1200V as a function of etch variation (μm) for the 0.2 μm graded epitaxial layer. Referring toFIG. 14 , the high-voltage drain leakage current Idss remains well controlled with the graded epitaxial layer. That is, an overetch or underetch does not affect the leakage current. - 0.2 μm Fin with 0.3 μm Graded Epitaxial Layer
- The inventors conducted a third simulation round using the 0.2 μm fin with a 0.3-μm thick linearly graded epitaxial layer inserted between the fin epitaxial layer and the drift region. In the third simulation round, the nominal etch depth was kept at 0.1 μm below the bottom of the fin epitaxial layer, and the results are shown in
FIGS. 16 through 19 . -
FIG. 15 is a graph illustrating the drain-source on-resistance Ron (mΩ) as a function of etch variation (μm) for the 0.3 μm graded epitaxial layer. Referring toFIG. 15 , the on-resistance Ron was well controlled for an underetch in the range of −0.1 μm to zero. Referring toFIG. 15 , the on-resistance Ron increases by about 10% for the 0.1 μm overetch condition, which is acceptable and much less than on-resistance observed in the 0.2 μm graded epitaxial layer (seeFIG. 11 ) used in the second set of simulations. -
FIG. 16 is a graph illustrating a threshold voltage Vt (V) as a function of etch variation (μm) for the 0.3 μm graded epitaxial layer. Referring toFIG. 16 , the threshold voltage Vt was well controlled for an underetch in the range of −0.1 μm to zero. The threshold voltage Vt increase by about 10% with the 0.1 μm overetch, which is acceptable and much less than the threshold voltage Vt illustrated inFIG. 12 for the structure utilizing 0.2 μm graded epitaxial layer used in the second set of simulations. -
FIG. 17 is a graph illustrating an electric field (MV/cm) as a function of etch variation (μm) for the 0.3 μm graded epitaxial layer. Referring toFIG. 17 , the electric field is higher with the 0.3 μm graded region than with the 0.2 μm graded region illustrated inFIG. 13 . At the 0.1 underetch condition, the electric field is about 3.15 MV/cm (at the borderline), i.e., the maximum electric field is marginal at the minimum etch depth. The borderline or marginal condition would be improve by additional optimization, either through a change in the grading or re-centering of the nominal etch depth. -
FIG. 18 is a graph illustrating a high-voltage drain leakage current Idss (A) at 1,200V as a function of etch variation (μm) for the 0.3 μm graded epitaxial layer. Referring toFIG. 18 , the high-voltage drain leakage current Idss was well controlled over the simulated etch range. - In summary, the inventors have determined that using an abrupt fin-epitaxial layer to drift region doping transition, the expected fin-etch depth process variation will cause unacceptable variations in the drain-source on-resistance Ron, the threshold voltage Vt, and breakdown voltage. Inserting a graded-doping zone as a transition layer between the fin-epitaxial region and the drift region significantly improves the parameter variation with etch process variation. A linearly-graded, 0.3 μm transition zone achieves good control over the drain-source on-resistance Ron and Vt variations. The electric field is high, and the grading (or etch depth) is optimized by embodiments of the present invention to reduce the electric field levels to about 3 MV/cm.
- In one embodiment, an existing Silvaco TCAD model for the FET device was modified to use In0.15Ga0.85N material in the gate region. Expected polarization charge at the In0.15Ga0.85N/GaN interface was calculated using material models and a strain calculation.
- Table 1 shows calculated charge components for the In0.15Ga0.85N/GaN interface.
-
TABLE 1 In0.15Ga0.85N/GaN Spontaneous, Psp 2.197e13 cm−2 Piezoelectric, Ppz −1.117e13 cm−2 Net, Ptotal 1.08e13 cm−2 - It is assumed that this polarization charge occurs on the c-plane, but not on the channel sidewall (m-plane), following the typical behavior of III-N heterointerfaces on these planes.
-
FIG. 19A is a graph illustrating an effect of no polarization charge on the current density predicted to result at the c-plane In0.15Ga0.85N/GaN interface. The graph shows a 2D cross section of total current density for the case where polarization is not included. Referring toFIG. 19A , a current 1901 flows from the channel region between the fin (i.e., the channel) and the gate region toward the drift region without sufficiently spreading horizontally through the interface between the In0.15Ga0.85N gate region and the GaN drift region.FIG. 19B is a graph illustrating an effect of the polarization charge predicted to result at the c-plane In0.15Ga0.85N/GaN interface according to some embodiments of the present disclosure. The graph shows a 2D cross section of total current density for the case where polarization is included. The net positive fixed charge at the interface due to polarization is expected to attract equal and opposite mobile charge (2D electron gas). The 2DEG at this location results in greater current spreading at the channel opening to the drift layer. Referring toFIG. 19B , the current 1903 flows horizontally along a lateral surface of the bottom portion of the gate layer via a two-dimensional electron gas (2DEG), which is induced by polarization of the In0.15Ga0.85N/GaN interface in the c-plane, then vertically in a direction toward the substrate and the drain metal contact through the drift region. This can provide significant advantages of smaller device sizes and lower costs over existing devices that do not include polarization. -
FIG. 20A is a graph illustrating an effect of an electric field predicted to result at the interface between the c-plane In0.15Ga0.85N gate layer and the GaN drift layer. A relatively low electric field is formed uniformly between the gate layer (region) and the drift layer (region) in an off state.FIG. 20B is a graph illustrating an effect of an electric field predicted to result at the c-plane In0.15Ga0.85N/GaN interface according to some embodiments of the present disclosure. The graph shows a relatively high electric field is formed due to the polarization in an off state. -
FIG. 20C is a graph illustrating the off-state magnitude of electric field withoutpolarization 2111 and withpolarization 2112. Referring toFIG. 20C , a vertical cutline 2113 is illustrated passing through the non-channel (p-n junction region). The presence of the 2DEG due to polarization results in high electric field at the interface in the off-state. - Table 2 illustrates simulated electrical parameters of a baseline GaN FinFET vs. an In0.15Ga0.85N gate FinFET which includes polarization.
-
TABLE 2 Baseline FinFET InGaN FinFET with polar Ichannel 0.8 0.8 Nchannel 1.30E+17 1.30E+17 Graded landing yes yes Fin width (μm) 0.2 0.2 Vth (V) 1.23 1.15 IDSS@1200V (A) 8.70E−12 7.10E−12 Max E (MV/cm) 2.92 4.5 Max E | | (MV/cm) 2.4 2.4 Conductance/unit trench 6.55E−08 6.60E−0.8 (S/cm) - As has been demonstrated in
FIG. 19A ,FIG. 19B ,FIGS. 20A through 20C , and Table 2 above, the use of 15% InGaN is shown to be capable of providing the benefits expected (lower threshold voltage: Vth 1.15 V vs. 1.23V), but with a severe tradeoff of increased E-field (4.5 MV/cm vs. 2.92 MV/cm) in the off-state. It suggests using a lower percentage In, which results in lower polarization charge, or even negligible polarization. The present inventors will show simulation results for a non-polar InGaN FINFET structure below. - Table 3 illustrates simulated electrical parameters of a baseline GaN FinFET vs. a non-polar InGaN gate FinFET.
-
TABLE 3 Baseline FinFET InGaN FinFET non-polar Ichannel 0.8 0.8 Nchannel 1.30E+17 1.30E+17 Graded landing yes yes Fin width (μm) 0.2 0.2 Vth (V) 1.23 1.15 IDSS@1200V (A) 8.70E−12 7.10E−12 Max E (MV/cm) 2.92 2.6 Max E | | (MV/cm) 2.4 2.4 Conductance/unit trench 6.55E−08 6.60E−0.8 (S/cm) - Referring to Table 3, the use of InGaN results in a −0.08V threshold voltage shift (1.15V vs. 1.23V) with a low electric field (2.6 MV/cm vs. 2.92 MV/cm). The channel doping can be re-tuned to return to the baseline threshold voltage, resulting in very little electrical difference between the structures. The advantage for InGaN will be lower temperature growth and better ohmic contact and p-type doping.
-
FIG. 21A is a graph illustrating current density through the channel of a baseline FET.FIG. 21B is a graph illustrating current density through the channel of a non-polar FET with a p-type InGaN gate interfacing to an InGaN channel along a non-polar plane.FIG. 21C is a graph of current density through the channel of the baseline FET (curve 2411) compared with that of the non-polar FET (curve 2412) at 150 degrees C. InFIG. 21C , the current density corresponds to cutline 2110 (shown inFIG. 21A ) positioned in the channel.FIG. 21D is a graph of the band diagrams of the baseline FET compared with that of the non-polar FET. InFIG. 21D , the band diagrams for the baseline FET (curve 2413) and the non-polar FET (curve 2414) are shown under the gate (non-channel region) corresponding to cutline 2115 (shown inFIG. 21B ). Thejunction 2420 is also illustrated inFIG. 21D . - According to embodiments of the present invention, FinFETS with p-type gate regions utilizing InGaN (e.g., in place of GaN) are provided. The utilization of InGaN for the p-type gate material provides a number of benefits not available using conventional techniques. For example, some process flows described herein utilize the lower growth temperature of InGaN compared to GaN, which serves to protect the regrowth hardmask utilized during the regrowth process. Moreover, some embodiments utilize magnesium doping in which the Mg dopant is shallower in the InGaN layer, resulting in a higher ionization of the dopant at the same temperature. In addition, the lower bandgap of InGaN assists in the formation of ohmic contacts to the p-type region.
- Embodiments of the present invention consider the effect of polarization to achieve a desired trade-off between current spreading and high electric field, which has been demonstrated.
- Additional embodiments are provided below to further illustrate a method of fabricating vertical fin-based FET devices according to embodiments of the present invention. Some of the below embodiments focus on fabricating a self-aligned source contact for the vertical fin-based FET devices.
- Additional embodiments of the present invention may provide intermediate steps following the
step 320 of themethod 300 illustrated with reference toFIG. 4C . For sake of clarity, the intermediate stage shown inFIG. 4C is generally reproduced inFIG. 22A . Referring toFIG. 22A , a vertical fin-basedFET device 2200 includes asemiconductor substrate 2202, for example, a n+ doped semiconductor substrate. In an embodiment,semiconductor substrate 2202 may include a III-nitride compound, such as n-type GaN. Afirst semiconductor layer 2204 is epitaxially grown onsemiconductor substrate 2202 at a temperature between 950° C. and 1200° C., preferably between 1000° C. and 1150° C., and more preferably about 1100° C. In an embodiment,first semiconductor layer 2204 may include a III-nitride material, such as n-type GaN. Like the embodiment illustrated with reference toFIGS. 4A-4C , an etch process is performed using patternedhardmask layer 2210 as a mask to form a plurality ofsemiconductor fins 2206 onfirst semiconductor layer 2204. Each of the plurality ofsemiconductor fins 2206 is separated by one of a plurality ofrecess regions 2205. In an embodiment, the plurality ofsemiconductors fins 2206 may include III-nitride compound, such as n-type GaN. - In some embodiments,
semiconductor substrate 2202 may be heavily doped with n-type dopants in a dopant concentration in a range of about 5×1017 atoms/cm3 to about 1×1019 atoms/cm3 and a resistivity of less than 0.020 ohm-cm. In some embodiments, the resistivity of thesemiconductor substrate 2202, which may be implemented as an n+ doped semiconductor substrate, may be from about 0.001 ohm-cm to 0.018 ohm-cm, preferably less than 0.016 ohm-cm, and more preferably, less than 0.012 ohm-cm. In some embodiments,first semiconductor layer 2204 is a drift layer having a thickness of about 12 μm and a dopant concentration in a range of about 1×1016 atoms/cm3. The plurality ofsemiconductor fins 2206 can be characterized by uniform doping with n-type dopants of about 1.3×1017 atoms/cm3 and a thickness of about 12 μm. In some embodiments, a graded doping layer (not shown inFIG. 22A ), such as the gradeddoping region 460 shown inFIG. 4C is disposed betweenfirst semiconductor layer 2204 and the plurality ofsemiconductor fins 2206. In some embodiments, each of the plurality ofsemiconductor fins 2206 has a width of about 0.2 μm, a height in a range between about 0.7 μm and 0.8 μm, and are spaced apart from each other by arecess region 2205 of about 2.0 μm, i.e., the fin pitch is about 2.0 μm. To provide fins characterized by uniform height, embodiments of the present invention utilize etch processes that are characterized by good depth controllability. In some embodiments, each of the plurality ofsemiconductor fins 2206 may include a metal, such asmetal layer 405 shown inFIG. 4C . The metal layer is disposed betweenhardmask layer 2210 and the top of each of the plurality ofsemiconductor fins 2206. For sake of clarity, the metal layer is not shown inFIG. 22A . - In some embodiments, after forming the plurality of
recess regions 2205, a cleaning process is carried using a TMAH solution of about 25% by weight, at a temperature of about 85° C., and for a duration of about 5 minutes. Thereafter, in an embodiment, a polish etch process is performed. The polish etch process may include low power Cl-based chemistry using RIE. In another embodiment, prior to performing a cleaning using the TMAH solution, a pre-cleaning such as Piranha cleaning using a H2SO4:H2O in a volume ratio 2:1 for 2 minutes may also be performed. - Referring to
FIG. 22B , after cleaning is completed,semiconductor gate layer 2208 is epitaxially regrown in each of the plurality of recess regions 2205 (shown inFIG. 22A ). In some embodiments,semiconductor gate layer 2208 may include a p-type GaN material that is grown non-conformally in therecess regions 2205 at a temperature of about 950° C. up to a thickness that is substantially planar to the bottom ofhardmask layer 2210. In some embodiments, the thickness ofsemiconductor gate layer 2208 is about 840 nm. The p-type GaN layer may be doped with Mg with a dopant concentration of about 1×1019 atoms/cm3. Thereafter, a thermal annealing (e.g., a rapid thermal annealing in N2 at 850° C. for 5 minutes) is performed to activate the Mg dopant atoms. The Mg atoms are then activated in the p-type GaN layer in an amount of greater than 1% by weight. In some embodiments, a heavily n+ doped layer (not shown inFIG. 22B ), such aslayer 404 shown inFIG. 4B , may be present between the plurality ofsemiconductor fins 2206 andhardmask layer 2210. - In some embodiments, a planarization process may be performed on
semiconductor gate layer 2208. In some embodiments, the planarization process includes removing an upper portion ofsemiconductor gate layer 2208 by etching, for example, removing 0.2 μm of the upper portion ofsemiconductor gate layer 2208. - Referring to
FIG. 22C , afirst dielectric layer 2212 is formed oversemiconductor gate layer 2208 andhardmask layer 2210. In some embodiments,first dielectric layer 2212 is substantially conformal to the sidewall of thehardmask layer 2210. In an embodiment,first dielectric layer 2212 has a thickness of approximately 200 nm and may include SiO2 and be deposited by PECVD at about 300° C. A portion offirst dielectric layer 2212 may be designated as acontact region 2214 substantially aligned with each of the plurality ofsemiconductor fins 2206 and agate region 2216 substantially aligned with thesemiconductor gate layer 2208 between fins. - Thereafter, a
photoresist layer 2218 that is patterned is formed on thegate region 2216 offirst dielectric layer 2212. In some embodiments, the upper surface ofphotoresist layer 2218 is planar with the upper surface ofcontact region 2214 offirst dielectric layer 2212. In some embodiments, patternedphotoresist layer 2218 is formed and patterned with well-known photolithography processes to exposecontact region 2214 ofhardmask layer 2210. Next, referring toFIG. 22D ,contact region 2214 offirst dielectric layer 2212 is etched usingphotoresist layer 2218 as a mask to expose the upper surface ofhardmask layer 2210. In some embodiments,contact region 2214 is over etched to extend to a predetermined depth intofirst dielectric layer 2212 such that the upper surface ofcontact region 2214 offirst dielectric layer 2212 is disposed within the thickness ofhardmask layer 2210. In an embodiment, the predetermined depth is about 0.25 μm. Thereafter, as shown inFIG. 22E ,hardmask layer 2210 is etched to expose theupper surface 2220 of each of the plurality ofsemiconductor fins 2206. - Referring to
FIG. 22E , photoresist layer 2218 (shown inFIG. 22D ) is removed to expose the upper surface offirst dielectric layer 2212 and theupper surface 2220 of thesemiconductor fins 2206. Referring toFIG. 22F , a semiconductorsource contact portion 2222 is regrown onupper surface 2220 of each of the plurality ofsemiconductor fins 2206 and coupled to each of the plurality ofsemiconductor fins 2206. In some embodiments, the semiconductorsource contact portion 2222 includes n-type GaN with a dopant concentration of about 2×1017 to 5×1017 atoms/cm3. The regrowth of semiconductorsource contact portion 2222 is self-limiting when the semiconductorsource contact portion 2222 is characterized by a triangular shape. As an example, in a self-limiting growth process, the semiconductorsource contact portion 2222 can be characterized by an isosceles triangle shape having a base angle in a range between 58 degrees and 65 degrees in a cross-section view as illustrated inFIG. 22F . - In an embodiment, the semiconductor
source contact portion 2222 has a height of about μm-0.2 μm. In an embodiment, a smooth surface for the regrowth facets can be obtained at a growth temperature in a range between 800° C. and 1150° C. and under a pressure of about 600 mbar with H2 carrier gas. In an embodiment, the regrowth temperature is in a range between 850° C. and 1100° C., preferably between 900° C. and 1050° C., and more preferably between about 930° C. and 970° C., e.g., 950° C. in an embodiment. - Thereafter, a source contact structure is formed on
first dielectric layer 2212 and semiconductorsource contact portion 2222. In some embodiments, the source contact structure contains multiple (two to four) metal or metal alloy layers. In an embodiment, the source contact structure may include a first source metal layer, a second source metal layer, and a third source metal layer. Referring toFIG. 22G , firstsource metal layer 2224 is formed overlying semiconductorsource contact portion 2222 andfirst dielectric layer 2212. In an embodiment, firstsource metal layer 2224 may include titanium having a thickness of about 25 nm. Next, secondsource metal layer 2226 is formed on firstsource metal layer 2224 and coupled to firstsource metal layer 2224. In an embodiment, secondsource metal layer 2226 may include aluminum having a thickness of 100 nm. Thereafter, thirdsource metal layer 2228 is formed on secondsource metal layer 2226 and coupled to secondsource metal layer 2226. In an embodiment, thirdsource metal layer 2228 may include molybdenum having a thickness of about 40 nm. In another embodiment, secondsource metal layer 2226 may include titanium nitride and thirdsource metal layer 2228 may include aluminum. In some embodiments, thirdsource metal layer 2228 is omitted. - Referring to
FIG. 22H , a sourcemetal mask layer 2230 is formed on thirdsource metal layer 2228. Sourcemetal mask layer 2230 has opening 2232 aligned withgate region 2216. In an embodiment, sourcemetal mask layer 2230 is lift-off capable and has a bottom CD of about μm. Thereafter, referring toFIG. 22I , thirdsource metal layer 2228, secondsource metal layer 2226 and firstsource metal layer 2224 are etched using sourcemetal mask layer 2230 as a mask to expose the upper surface offirst dielectric layer 2212. In an embodiment, the etching process may include Cl-based chemistry using RIE. Then,first dielectric layer 2212 is etched away using the sourcemetal mask layer 2230 as a mask to expose the upper surface ofsemiconductor gate layer 2208. In an embodiment, etchingfirst dielectric layer 2212 may include F-based chemistry using RIE. - Referring to
FIG. 22J , source metal mask layer 2230 (shown inFIG. 22H ) is removed. In an embodiment, a thermal annealing process is performed to provide a stable, low contact resistance contact after removal of sourcemetal mask layer 2230. In an embodiment, a rapid thermal annealing (RTA) treatment may be performed in N2 at 825° C. for 90 seconds. After the RTA treatment, the source metal structure will preferably have a specific resistance of less than about 10−5 ohm-cm. - Referring to
FIGS. 23A-23G , another embodiment of fabricating a self-aligned source contact for the vertical fin-based FET device according to the present invention is illustrated. As described more fully below, similar processes to those illustrated with reference toFIGS. 22A-22C can be performed to achieve the process stage as shown inFIG. 23A . Specifically, vertical fin-basedFET device 2300 includes asemiconductor substrate 2302, which may be an n+ doped semiconductor substrate, afirst semiconductor layer 2304 epitaxially grown onsemiconductor substrate 2302, and a plurality ofsemiconductor fins 2306 formed onfirst semiconductor layer 2304. Each of the plurality ofsemiconductor fins 2306 is separated by one of a plurality of recess regions. Asemiconductor gate layer 2308 is epitaxially formed in the plurality of recess regions. - Like the embodiment shown in
FIG. 22A ,hardmask layer 2310 is present on top of each of the plurality ofsemiconductor fins 2306. Afirst dielectric layer 2312 is formed onsemiconductor gate layer 2308 andhardmask layer 2310. In an embodiment,first dielectric layer 2312 is substantially conformal to the sidewall of thehardmask layer 2310. A portion offirst dielectric layer 2312 may be designated as acontact region 2314 substantially aligned with each of the plurality ofsemiconductor fins 2306 and agate region 2316 substantially aligned with thesemiconductor gate layer 2308 between fins. Thereafter, aphotoresist layer 2318 that is patterned is formed ongate region 2316 offirst dielectric layer 2312. In an embodiment,photoresist layer 2318 formed on part ofgate region 2316, leavingcontact region 2314 to have a width at least three times of the width of eachsemiconductor fin 2306. For example,contact region 2314 having a width of 0.6 μm when the width of each of the plurality ofsemiconductor fins 2306 is 0.2 μm. - Referring to
FIG. 23B ,first dielectric layer 2312 is etched usingphotoresist layer 2318 as a mask to remove portions offirst dielectric layer 2312 andhardmask layer 2310 and to form a plurality ofrecess regions 2320. Theupper surface 2324 of each of the plurality ofsemiconductor fins 2306 and aportion 2322 of the upper surface ofsemiconductor gate layer 2308 surrounding each of the plurality ofsemiconductor fins 2306 are exposed at the bottom of each of the plurality ofrecess regions 2320. - Referring to
FIG. 23C , photoresist layer 2318 (shown inFIG. 23B ) is removed. Referring toFIG. 23D , a semiconductorsource contact portion 2326 is epitaxially regrown in each of the plurality ofrecess regions 2320 and coupled to each of the plurality ofsemiconductor fins 2306. In an embodiment, semiconductorsource contact portion 2326 includes a III-nitride material, such as n-type GaN with a dopant concentration of about 2×1017 to 5×1017 atoms/cm3. The regrowth of semiconductorsource contact portion 2326 is self-limiting when thesource contact portion 2326 is characterized by an isosceles trapezoid shape. In an embodiment, semiconductorsource contact portion 2326 has a height of about 0.1 μm-0.2 μm. In an embodiment, a smooth surface for the regrowth facets can be obtained at a growth temperature in a range between 800° C. and 1150° C. and under a pressure of about 600 mbar with H2 carrier gas. In an embodiment, the regrowth temperature is in a range between 850° C. and 1100° C., preferably between 900° C. and 1050° C., and more preferably between about 930° C. and 970° C., e.g., 950° C. in an embodiment. - Referring to
FIG. 23E , first dielectric layer 2312 (shown inFIG. 23D ) is removed after regrowth of semiconductorsource contact portion 2326 to expose the upper surface ofsemiconductor gate layer 2308. In an embodiment, a wet etch process is performed to removefirst dielectric layer 2312. Referring toFIG. 23F , a sourcemetal mask layer 2328 is formed overlying the exposed upper surface ofsemiconductor gate layer 2308, having anopening 2338 exposing the upper surface of semiconductorsource contact portion 2326. In an embodiment, sourcemetal mask layer 2328 is lift-off capable and has a bottom CD of 0.6 μm and a top CD of μm. - Thereafter, a source contact structure is formed on the exposed upper surface of semiconductor
source contact portion 2326 at a temperature of about 25° C.-150° C. In some embodiments, the source contact structure contains multiple (two to four) metal or metal alloy layers. In an embodiment, the source contact structure may include a firstsource metal layer 2332, a secondsource metal layer 2334, and a thirdsource metal layer 2336. Specifically, firstsource metal layer 2332 is formed overlying semiconductorsource contact portion 2326 and sourcemetal mask layer 2328. In an embodiment, firstsource metal layer 2332 may include titanium having a thickness of about 25 nm. Next, secondsource metal layer 2334 is formed on firstsource metal layer 2332 and coupled to firstsource metal layer 2332. In an embodiment, secondsource metal layer 2334 may include aluminum having a thickness of 100 nm. Thereafter, thirdsource metal layer 2336 is formed on secondsource metal layer 2334 and coupled to secondsource metal layer 2334. In an embodiment, thirdsource metal layer 2336 may include molybdenum having a thickness of about 40 nm. In another embodiment, secondsource metal layer 2334 may include aluminum and thirdsource metal layer 2336 may include titanium nitride. In some embodiments, thirdsource metal layer 2336 is omitted. - Referring to
FIG. 23G , source metal mask layer 2328 (shown inFIG. 23F ) is dissolved to lift offmetal layers metal layers source contact portion 2326 remain intact. In an embodiment, the source metal structure has a width of 0.6 μm. In an embodiment, a rapid temperature annealing (RTA) treatment may be performed in N2 at 825° C. for 90 seconds. After the RTA treatment, the source metal structure will preferably have a specific resistance of less than about 10−5 ohm-cm. - Referring to
FIGS. 24A-24E , another embodiment of fabricating a self-aligned source contact for the vertical fin-based FET device is illustrated. As described more fully below, similar processes to those illustrated with reference toFIGS. 22A-22B can be performed to achieve the process stage as shown inFIG. 24A . Specifically, the vertical fin-basedFET device 2400 includes asemiconductor substrate 2402, for example, a n+ doped semiconductor substrate, afirst semiconductor layer 2404 epitaxially grown onsemiconductor substrate 2402, and a plurality ofsemiconductor fins 2406 formed onfirst semiconductor layer 2404. Each of the plurality ofsemiconductor fins 2406 is separated by one of a plurality of recess regions. Asemiconductor gate layer 2408 is epitaxially formed in the plurality of recess regions. Like the embodiment shown inFIG. 22A ,hardmask layer 2410 is present on top of each of the plurality ofsemiconductor fins 2406. - Thereafter, referring to
FIG. 24B ,hardmask layer 2410 is removed to exposed the upper surface of the plurality ofsemiconductor fins 2406. In an embodiment, an undopedsemiconductor cap layer 2409 is epitaxially regrown in at least part of the upper portion ofsemiconductor gate layer 2408. In an embodiment, undopedsemiconductor cap layer 2409 is epitaxially grown at substantially the central part in the upper portion ofsemiconductor gate layer 2408 between fins. - Referring to
FIG. 24C , asecond semiconductor layer 2414 is epitaxially grown overlying the plurality ofsemiconductor fins 2406 andsemiconductor gate layer 2408. In an embodiment,second semiconductor layer 2414 includes a III-nitride material, such as n-type GaN having a first dopant concentration. Next, athird semiconductor layer 2415 is epitaxially grown onsecond semiconductor layer 2414. In an embodiment,third semiconductor layer 2415 includes a III-nitride compound, such as n-type GaN having a second dopant concentration greater than the first dopant concentration ofsecond semiconductor layer 2414. For clarity of description, a region aligned with each of the plurality ofsemiconductor fins 2406 is designated ascontact region 2413, and a region aligned withsemiconductor gate layer 2408 is designated asgate region 2417. The width ofcontact region 2413 may be determined according to requirement of the vertical fin-basedFET device 2400. In an embodiment, the width ofgate region 2417 at least covers the width of undopedsemiconductor cap layer 2409. - Referring to
FIG. 24D , a source metal structure is formed. In some embodiments, the source metal structure contains multiple (two to four) metal or metal alloy layers. Specifically, a firstsource metal layer 2416 is formed onthird semiconductor layer 2415. In an embodiment, firstsource metal layer 2416 may include titanium having a thickness of about 25 nm. Next, secondsource metal layer 2418 is formed on firstsource metal layer 2416 and coupled to firstsource metal layer 2416. In an embodiment, secondsource metal layer 2418 may include aluminum having a thickness of 100 nm. Thereafter, thirdsource metal layer 2420 is formed on secondsource metal layer 2418 and coupled to secondsource metal layer 2418. In an embodiment, thirdsource metal layer 2420 may include molybdenum having a thickness of about 40 nm. In another embodiment, secondsource metal layer 2418 may include titanium nitride and thirdsource metal layer 2420 may include aluminum. In some embodiments, thirdsource metal layer 2420 is omitted. - Referring to
FIG. 24E , a sourcemetal mask layer 2422 is formed on thirdsource metal layer 2420. Sourcemetal mask layer 2422 has opening 2424 substantially aligned withgate region 2417. Thereafter, referring toFIG. 24F ,source metal layers metal mask layer 2422 as a mask to expose the upper surface ofthird semiconductor layer 2415. In an embodiment, the etch process may include Cl-based chemistry using RIE. Next, third andsecond semiconductor layers metal mask layer 2422 as a mask to expose the upper surface ofsemiconductor gate layer 2408. In an embodiment, the etch process may include Cl-based chemistry using RIE. Thereafter, a timed etch process is performed using sourcemetal mask layer 2422 as a mask to extend into a predetermined depth insemiconductor gate layer 2408. In an embodiment, the timed etch process is performed to eliminate undoped semiconductor cap layer 2409 (shown inFIG. 24B ). - Referring to
FIG. 24G , source metal mask layer 2422 (shown inFIG. 24F ) is removed. In an embodiment, a thermal annealing process is performed to provide a stable, low contact resistance contact after removal of sourcemetal mask layer 2422. In an embodiment, a rapid thermal annealing (RTA) treatment may be performed in N2 at 825° C. for 90 seconds. After the RTA treatment, the source metal structure will have a specific resistance of less than about 10−5 ohm-cm. - It will be understood that when an element such as a layer, region or substrate is referred to as being “on” or extending “onto” another element, it can be directly on or extend directly onto the other element or intervening elements may also be present In contrast, when an element is referred to as being “directly on” or extending “directly onto” another element, there are no intervening elements present. It will also be understood that when an element is referred to as being “connected” or “coupled” to another element, it can be directly connected or coupled to the other element or intervening elements may be present. In contrast, when an element is referred to as being “directly connected” or “directly coupled” to another element, there are no intervening elements present.
- Relative terms such as “below” or “above” or “upper” or “lower” or “horizontal” or “lateral” or “vertical” may be used herein to describe a relationship of one element, layer or region to another element, layer or region as illustrated in the figures. It will be understood that these terms are intended to encompass different orientations of the device in addition to the orientation depicted in the figures.
- The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the invention. As used herein, the singular forms “a”, “an”, and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms “comprises”, “comprising”, “includes”, and/or “including” when used herein, specify the presence of stated features, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components, and/or groups thereof.
- Embodiments of the present disclosure are described herein with reference to cross-sectional illustrations that are schematic illustrations of idealized embodiments (and intermediate structures) of the invention. The thickness of layers and regions in the drawings may be enlarged relative to other layers and regions for clarity. Additionally, variations from the shapes of the illustrations as a result, for example, of manufacturing techniques and/or tolerances, are to be expected. Thus, embodiments of the invention should not be construed as limited to the particular shapes of regions illustrated herein but are to include deviations in shapes that result, for example, from manufacturing. For example, an implanted region illustrated as a rectangle will, typically, have rounded or curved features and/or a gradient of implant concentration at its edges rather than a discrete change from implanted to non-implanted region. Likewise, a buried region formed by implantation may result in some implantation in the region between the buried region and the surface through which the implantation takes place. Thus, the regions illustrated in the figures are schematic in nature and their shapes are not intended to illustrate the actual shape of a region of a device and are not intended to limit the scope of the invention.
- Techniques, methods and devices known to one of ordinary skill in the relevant art may not be discussed in detail, but in situations in which these techniques, methods and apparatus apply, these techniques, methods and apparatus should be considered as part of this specification. Further, similar reference numerals and letters are used to refer to similar items in the figures, and once an item is defined in one of the figures, it will not need to be explained further in the subsequent figures.
- The embodiments disclosed herein are not to be limited in scope by the specific embodiments described herein. Various modifications of the embodiments of the present invention, in addition to those described herein, will be apparent to those of ordinary skill in the art from the foregoing description and accompanying drawings. Further, although some of the embodiments of the present invention have been described in the context of a particular implementation in a particular environment for a particular purpose, those of ordinary skill in the art will recognize that its usefulness is not limited thereto and that the embodiments of the present invention can be beneficially implemented in any number of environments for any number of purposes.
Claims (17)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US18/213,707 US20230420547A1 (en) | 2020-03-27 | 2023-06-23 | Vertical gallium nitride based fets with regrown source contacts |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US202063000968P | 2020-03-27 | 2020-03-27 | |
US17/211,562 US11728415B2 (en) | 2020-03-27 | 2021-03-24 | Method for regrown source contacts for vertical gallium nitride based FETS |
US18/213,707 US20230420547A1 (en) | 2020-03-27 | 2023-06-23 | Vertical gallium nitride based fets with regrown source contacts |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US17/211,562 Division US11728415B2 (en) | 2020-03-27 | 2021-03-24 | Method for regrown source contacts for vertical gallium nitride based FETS |
Publications (1)
Publication Number | Publication Date |
---|---|
US20230420547A1 true US20230420547A1 (en) | 2023-12-28 |
Family
ID=77856462
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US17/211,562 Active US11728415B2 (en) | 2020-03-27 | 2021-03-24 | Method for regrown source contacts for vertical gallium nitride based FETS |
US18/213,707 Pending US20230420547A1 (en) | 2020-03-27 | 2023-06-23 | Vertical gallium nitride based fets with regrown source contacts |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US17/211,562 Active US11728415B2 (en) | 2020-03-27 | 2021-03-24 | Method for regrown source contacts for vertical gallium nitride based FETS |
Country Status (2)
Country | Link |
---|---|
US (2) | US11728415B2 (en) |
CN (1) | CN113517228A (en) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20220199828A1 (en) * | 2020-12-21 | 2022-06-23 | Texas Instruments Incorporated | Fin transistors with doped control layer for junction control |
US11557682B1 (en) * | 2022-01-19 | 2023-01-17 | Xidian University | Low turn-on voltage GaN diodes having anode metal with consistent crystal orientation and preparation method thereof |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060281238A1 (en) * | 2005-06-08 | 2006-12-14 | Christopher Harris | Method of manufacturing an adaptive AlGaN buffer layer |
US20130292686A1 (en) * | 2012-05-07 | 2013-11-07 | Avogy, Inc. | Method and system for planar regrowth in gan electronic devices |
US20140145201A1 (en) * | 2012-11-29 | 2014-05-29 | Avogy, Inc. | Method and system for gallium nitride vertical jfet with separated gate and source |
US20170018617A1 (en) * | 2015-07-17 | 2017-01-19 | Cambridge Electronics, Inc. | Field-plate structures for semiconductor devices |
US9812567B1 (en) * | 2016-05-05 | 2017-11-07 | International Business Machines Corporation | Precise control of vertical transistor gate length |
US20210399096A1 (en) * | 2018-11-07 | 2021-12-23 | The Regents Of The University Of California | Iii-n based material structures, methods, devices and circuit modules based on strain management |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9129889B2 (en) * | 2013-03-15 | 2015-09-08 | Semiconductor Components Industries, Llc | High electron mobility semiconductor device and method therefor |
US10103249B2 (en) * | 2015-09-10 | 2018-10-16 | Taiwan Semiconductor Manufacturing Co., Ltd. | FinFET device and method for fabricating the same |
US10347720B2 (en) * | 2017-10-30 | 2019-07-09 | Taiwan Semiconductor Manufacturing Co., Ltd. | Doping for semiconductor device with conductive feature |
US10461186B1 (en) * | 2018-05-31 | 2019-10-29 | Globalfoundries Inc. | Methods of forming vertical field effect transistors with self-aligned contacts and the resulting structures |
US10629499B2 (en) * | 2018-06-13 | 2020-04-21 | International Business Machines Corporation | Method and structure for forming a vertical field-effect transistor using a replacement metal gate process |
US10916638B2 (en) * | 2018-09-18 | 2021-02-09 | International Business Machines Corporation | Vertical fin field effect transistor devices with reduced top source/drain variability and lower resistance |
CN118039686A (en) * | 2020-02-06 | 2024-05-14 | 联华电子股份有限公司 | High electron mobility transistor and manufacturing method thereof |
-
2021
- 2021-03-24 US US17/211,562 patent/US11728415B2/en active Active
- 2021-03-25 CN CN202110322341.0A patent/CN113517228A/en active Pending
-
2023
- 2023-06-23 US US18/213,707 patent/US20230420547A1/en active Pending
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060281238A1 (en) * | 2005-06-08 | 2006-12-14 | Christopher Harris | Method of manufacturing an adaptive AlGaN buffer layer |
US20130292686A1 (en) * | 2012-05-07 | 2013-11-07 | Avogy, Inc. | Method and system for planar regrowth in gan electronic devices |
US20140145201A1 (en) * | 2012-11-29 | 2014-05-29 | Avogy, Inc. | Method and system for gallium nitride vertical jfet with separated gate and source |
US20170018617A1 (en) * | 2015-07-17 | 2017-01-19 | Cambridge Electronics, Inc. | Field-plate structures for semiconductor devices |
US9812567B1 (en) * | 2016-05-05 | 2017-11-07 | International Business Machines Corporation | Precise control of vertical transistor gate length |
US20210399096A1 (en) * | 2018-11-07 | 2021-12-23 | The Regents Of The University Of California | Iii-n based material structures, methods, devices and circuit modules based on strain management |
Also Published As
Publication number | Publication date |
---|---|
CN113517228A (en) | 2021-10-19 |
US11728415B2 (en) | 2023-08-15 |
US20210305404A1 (en) | 2021-09-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10756207B2 (en) | Lateral III-nitride devices including a vertical gate module | |
US11437485B2 (en) | Doped gate dielectrics materials | |
US11735671B2 (en) | Method and system for fabrication of a vertical fin-based field effect transistor | |
US9520491B2 (en) | Electrodes for semiconductor devices and methods of forming the same | |
US9437708B2 (en) | Enhancement mode III-N HEMTs | |
US9343560B2 (en) | Gallium nitride power devices | |
US10325997B2 (en) | Vertical III-nitride semiconductor device with a vertically formed two dimensional electron gas | |
US9142659B2 (en) | Electrode configurations for semiconductor devices | |
US20230420547A1 (en) | Vertical gallium nitride based fets with regrown source contacts | |
US20150340514A1 (en) | Method and system for a gallium nitride vertical jfet with self-aligned source and gate | |
US9502544B2 (en) | Method and system for planar regrowth in GaN electronic devices | |
CN114207833B (en) | Nitride-based semiconductor device and method for manufacturing the same | |
US11996407B2 (en) | Self-aligned isolation for self-aligned contacts for vertical FETS | |
KR101200274B1 (en) | Enhancement normally off nitride vertical semiconductor device and manufacturing method thereof | |
WO2013095847A1 (en) | Method and system for a gan self-aligned vertical mesfet | |
CN118235253A (en) | Nitride-based semiconductor device and method of manufacturing the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: NEXGEN POWER SYSTEMS, INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:DROWLEY, CLIFFORD;EDWARDS, ANDREW P.;PIDAPARTHI, SUBHASH SRINIVAS;AND OTHERS;SIGNING DATES FROM 20210322 TO 20210323;REEL/FRAME:064048/0959 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
AS | Assignment |
Owner name: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC, ARIZONA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:NEXGEN POWER SYSTEMS, INC.;REEL/FRAME:066783/0161 Effective date: 20240308 |
|
AS | Assignment |
Owner name: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC, ARIZONA Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE THE ASSIGNOR NAME PREVIOUSLY RECORDED AT REEL: 66783 FRAME: 161. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT;ASSIGNOR:NEXGEN (ASSIGNMENT FOR THE BENEFIT OF CREDITORS), LLC;REEL/FRAME:067217/0886 Effective date: 20240308 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |