US20230395619A1 - Trenchless single-photon avalanche diodes - Google Patents
Trenchless single-photon avalanche diodes Download PDFInfo
- Publication number
- US20230395619A1 US20230395619A1 US18/236,484 US202318236484A US2023395619A1 US 20230395619 A1 US20230395619 A1 US 20230395619A1 US 202318236484 A US202318236484 A US 202318236484A US 2023395619 A1 US2023395619 A1 US 2023395619A1
- Authority
- US
- United States
- Prior art keywords
- layer
- semiconductor layer
- trench isolation
- doped region
- semiconductor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000004065 semiconductor Substances 0.000 claims abstract description 135
- 239000000758 substrate Substances 0.000 claims abstract description 51
- 238000000034 method Methods 0.000 claims abstract description 27
- 238000002955 isolation Methods 0.000 claims description 49
- 239000000463 material Substances 0.000 claims description 25
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 16
- 239000004020 conductor Substances 0.000 claims description 16
- 235000012239 silicon dioxide Nutrition 0.000 claims description 8
- 239000000377 silicon dioxide Substances 0.000 claims description 8
- 229910021332 silicide Inorganic materials 0.000 claims description 7
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 claims description 7
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 5
- 229910052751 metal Inorganic materials 0.000 claims description 4
- 239000002184 metal Substances 0.000 claims description 4
- 229920005591 polysilicon Polymers 0.000 claims description 4
- 229910052732 germanium Inorganic materials 0.000 claims description 3
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 claims description 3
- 239000010410 layer Substances 0.000 description 127
- 238000002513 implantation Methods 0.000 description 14
- 238000010521 absorption reaction Methods 0.000 description 10
- 230000015572 biosynthetic process Effects 0.000 description 9
- 239000002019 doping agent Substances 0.000 description 7
- 238000005468 ion implantation Methods 0.000 description 7
- 239000011229 interlayer Substances 0.000 description 6
- 238000004519 manufacturing process Methods 0.000 description 6
- 238000003672 processing method Methods 0.000 description 5
- 230000005684 electric field Effects 0.000 description 4
- 150000002500 ions Chemical class 0.000 description 4
- 229920002120 photoresistant polymer Polymers 0.000 description 4
- 239000000126 substance Substances 0.000 description 4
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 3
- 229910052581 Si3N4 Inorganic materials 0.000 description 3
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 3
- 229910052796 boron Inorganic materials 0.000 description 3
- 230000015556 catabolic process Effects 0.000 description 3
- 238000005530 etching Methods 0.000 description 3
- 238000001459 lithography Methods 0.000 description 3
- 229910052710 silicon Inorganic materials 0.000 description 3
- 239000010703 silicon Substances 0.000 description 3
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 3
- 238000004528 spin coating Methods 0.000 description 3
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 2
- 229910052785 arsenic Inorganic materials 0.000 description 2
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 2
- 239000013590 bulk material Substances 0.000 description 2
- 239000000969 carrier Substances 0.000 description 2
- 239000007795 chemical reaction product Substances 0.000 description 2
- 239000011248 coating agent Substances 0.000 description 2
- 238000000576 coating method Methods 0.000 description 2
- 238000010276 construction Methods 0.000 description 2
- 238000011109 contamination Methods 0.000 description 2
- 230000007547 defect Effects 0.000 description 2
- 239000003989 dielectric material Substances 0.000 description 2
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 2
- 229910052698 phosphorus Inorganic materials 0.000 description 2
- 239000011574 phosphorus Substances 0.000 description 2
- 239000000047 product Substances 0.000 description 2
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 1
- 230000002411 adverse Effects 0.000 description 1
- 230000003321 amplification Effects 0.000 description 1
- 238000005513 bias potential Methods 0.000 description 1
- 239000002800 charge carrier Substances 0.000 description 1
- 238000005229 chemical vapour deposition Methods 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 238000001514 detection method Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- IWTIUUVUEKAHRM-UHFFFAOYSA-N germanium tin Chemical compound [Ge].[Sn] IWTIUUVUEKAHRM-UHFFFAOYSA-N 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 239000013067 intermediate product Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000003199 nucleic acid amplification method Methods 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 229920000642 polymer Polymers 0.000 description 1
- 230000005855 radiation Effects 0.000 description 1
- 230000000717 retained effect Effects 0.000 description 1
- 238000005389 semiconductor device fabrication Methods 0.000 description 1
- 230000001960 triggered effect Effects 0.000 description 1
- 230000005641 tunneling Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14601—Structural or functional details thereof
- H01L27/14609—Pixel-elements with integrated switching, control, storage or amplification elements
- H01L27/1461—Pixel-elements with integrated switching, control, storage or amplification elements characterised by the photosensitive area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14601—Structural or functional details thereof
- H01L27/14625—Optical elements or arrangements associated with the device
- H01L27/14627—Microlenses
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14601—Structural or functional details thereof
- H01L27/1463—Pixel isolation structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14643—Photodiode arrays; MOS imagers
- H01L27/14645—Colour imagers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14683—Processes or apparatus peculiar to the manufacture or treatment of these devices or parts thereof
- H01L27/14689—MOS based technologies
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/0248—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies
- H01L31/0256—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies characterised by the material
- H01L31/0264—Inorganic materials
- H01L31/028—Inorganic materials including, apart from doping material or other impurities, only elements of Group IV of the Periodic Table
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/08—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof in which radiation controls flow of current through the device, e.g. photoresistors
- H01L31/10—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof in which radiation controls flow of current through the device, e.g. photoresistors characterised by potential barriers, e.g. phototransistors
- H01L31/101—Devices sensitive to infrared, visible or ultraviolet radiation
- H01L31/102—Devices sensitive to infrared, visible or ultraviolet radiation characterised by only one potential barrier
- H01L31/107—Devices sensitive to infrared, visible or ultraviolet radiation characterised by only one potential barrier the potential barrier working in avalanche mode, e.g. avalanche photodiodes
- H01L31/1075—Devices sensitive to infrared, visible or ultraviolet radiation characterised by only one potential barrier the potential barrier working in avalanche mode, e.g. avalanche photodiodes in which the active layers, e.g. absorption or multiplication layers, form an heterostructure, e.g. SAM structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/18—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
- H01L31/1804—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof comprising only elements of Group IV of the Periodic Table
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/08—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof in which radiation controls flow of current through the device, e.g. photoresistors
- H01L31/10—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof in which radiation controls flow of current through the device, e.g. photoresistors characterised by potential barriers, e.g. phototransistors
- H01L31/101—Devices sensitive to infrared, visible or ultraviolet radiation
- H01L31/102—Devices sensitive to infrared, visible or ultraviolet radiation characterised by only one potential barrier
- H01L31/107—Devices sensitive to infrared, visible or ultraviolet radiation characterised by only one potential barrier the potential barrier working in avalanche mode, e.g. avalanche photodiodes
Definitions
- the present invention relates to semiconductor device fabrication and integrated circuits and, more specifically, to structures for a single-photon avalanche diode and methods of forming a structure for a single-photon avalanche diode.
- a single-photon avalanche diode is a type of solid-state photodetector belonging to the same family as photodiodes and avalanche photodiodes.
- a fundamental difference between single-photon avalanche diodes and other types of photodetectors is that a single-photon avalanche diode is biased well above its reverse-bias breakdown voltage. When a single-photon avalanche diode is placed under such a high reverse bias, photon-initiated carriers are accelerated by the electric field to a kinetic energy that is large enough to knock electrons out of atoms of the bulk material.
- a large avalanche of current carriers grows exponentially and can be triggered in the bulk material from as few as a single photon-initiated carrier that is accelerated by the electric field.
- a single-photon avalanche diode can detect single photons providing short duration current pulses that can be counted or used to obtain a time of arrival of an incident single photon.
- Single-photon avalanche diodes may include absorption and multiplication regions that are formed in a deep trench that is initially filled by silicon dioxide.
- the silicon dioxide is subsequently patterned, and the semiconductor materials of the absorption and multiplication regions are epitaxially grown inside a portion of the deep trench that is surrounded by the patterned silicon dioxide.
- the completed single-photon avalanche diode may suffer from significant oxide pilling, which has the potential to cause particulate contamination.
- An unsuitable work-around to reduce the oxide pilling may be to reduce the thickness of the epitaxially-grown semiconductor material, which adversely reduces the detection probability.
- the trench-based formation of a single-photon avalanche diode entails a complex process necessitating multiple masks, multiple dry etches, and chemical mechanical polishing. Epitaxially growing the semiconductor material(s) of the single-photon avalanche diode inside the deep trench also elevates the risk of defects and, as a result, defect-induced dark current.
- a structure for a single-photon avalanche detector includes a semiconductor substrate having a top surface, a semiconductor layer on the top surface of the semiconductor substrate, a light-absorbing layer on a portion of the semiconductor layer, and a doped region in the portion of the semiconductor layer.
- the doped region is positioned in the portion of the semiconductor layer adjacent to the light-absorbing layer.
- a structure in an embodiment of the invention, includes a semiconductor substrate having a top surface, a semiconductor layer on the top surface of the semiconductor substrate, a doped region in the semiconductor substrate adjacent to the semiconductor layer, and a deep trench isolation structure coupled to the doped region.
- the deep trench isolation structure surrounds a portion of the semiconductor layer, and the deep trench isolation structure includes a dielectric liner and a conductor layer surrounded by the dielectric liner.
- a method of forming a structure for a single-photon avalanche detector includes forming a semiconductor layer on a top surface of a semiconductor substrate, forming a light-absorbing layer on a portion of the semiconductor layer, and forming a doped region in the portion of the semiconductor layer.
- the doped region is positioned in the portion of the semiconductor layer adjacent to the light-absorbing layer.
- FIGS. 1 - 5 are cross-sectional views of a structure at successive fabrication stages of a processing method in accordance with embodiments of the invention.
- FIGS. 6 - 13 are cross-sectional views of structures in accordance with alternative embodiments of the invention.
- a semiconductor substrate 10 that contains a semiconductor material, such as single-crystal silicon.
- the semiconductor substrate 10 may contain semiconductor material lightly-doped with a p-type dopant (e.g., boron) to provide p-type electrical conductivity.
- a shallow trench isolation region 14 is formed that extends from a top surface 12 of the semiconductor substrate 10 to a shallow depth into the semiconductor substrate 10 .
- the shallow trench isolation region 14 may contain a dielectric material, such as silicon dioxide, that is deposited by chemical vapor deposition into trenches patterned in the semiconductor substrate 10 , polished, and deglazed.
- the shallow trench isolation region 14 surrounds a portion of the semiconductor substrate 10 to define an active device region 16 of semiconductor material.
- a doped region 18 is formed in the semiconductor substrate 10 across the entirety of the active device region 16 .
- the doped region 18 may extend from the top surface 12 of the semiconductor substrate 10 to a given depth into the semiconductor substrate 10 .
- the doped region 18 may be formed by, for example, a blanket ion implantation process that does not require an implantation mask.
- the implantation conditions e.g., ion species, dose, kinetic energy
- the semiconductor material of the doped region 18 may receive and contain an n-type dopant (e.g., arsenic or phosphorus) that provides n-type electrical conductivity.
- the semiconductor material of the doped region 18 may be heavily doped with the n-type dopant.
- a semiconductor layer 20 is formed on the top surface 12 of the semiconductor substrate 10 .
- the semiconductor layer 20 may be comprised of a semiconductor material, such as single-crystal silicon, that is epitaxially grown as a blanket film using an epitaxial growth process.
- the semiconductor layer 20 may comprise an intrinsic semiconductor material, such as intrinsic silicon, that is undoped.
- the semiconductor layer 20 may have a thickness T of approximately 800 nanometers.
- a bottom surface 19 of the semiconductor layer 20 is positioned on the top surface 12 of the semiconductor substrate 10 , which differs from conventional trench-based constructions. In an embodiment, the bottom surface 19 of the semiconductor layer 20 may be directly on the top surface 12 of the semiconductor substrate 10 .
- the semiconductor layer 20 and the doped region 18 adjoin at the top surface 12 of the semiconductor substrate 10 .
- a doped region 22 is formed in the semiconductor layer 20 adjacent to a top surface 21 of the semiconductor layer 20 .
- the doped region 22 may be formed in a portion of the semiconductor layer 20 .
- the doped region 22 may be formed by, for example, selective ion implantation process using an implantation mask with an opening that determines the portion of the semiconductor layer 20 targeted to be implanted.
- the implantation mask may include a layer of a light-sensitive material, such as a photoresist, applied by a spin-coating process, pre-baked, exposed to light projected through a photomask, baked after exposure, and developed with a chemical developer to define an opening arranged over a portion of the semiconductor layer 20 to be targeted for implantation.
- the implantation conditions may be selected to tune the electrical and physical characteristics of the doped region 22 .
- the implantation mask which has a thickness adequate to stop the ions, may be stripped after forming the doped region 22 .
- the semiconductor material of the doped region 22 may receive and contain a p-type dopant (e.g., boron) that provides p-type electrical conductivity.
- a deep trench isolation structure 25 is formed that is coupled to the doped region 18 .
- a trench 24 is formed that extends as an opening from the top surface 21 of the semiconductor layer 20 fully through the semiconductor layer 20 to the doped region 18 in the semiconductor substrate 10 .
- the trench 24 is positioned fully over the top surface 12 of the semiconductor substrate 10 such that a portion of the semiconductor layer 20 is surrounded and the semiconductor substrate 10 is not penetrated.
- the surrounded portion of the semiconductor layer 20 interior of the deep trench isolation structure 25 defines a multiplication region of the single-photon avalanche diode.
- the trench 24 may be patterned by lithography and etching processes.
- an etch mask is formed by a lithography process over the semiconductor layer 20 .
- the etch mask may include a layer of a light-sensitive material, such as a photoresist, applied by a spin-coating process, pre-baked, exposed to light projected through a photomask, baked after exposure, and developed with a chemical developer to define an opening arranged over a portion of the semiconductor layer 20 targeted to be etched to define the trench 24 .
- An etching process is used to form the trench 24 at the location of the opening in the etch mask.
- the etch mask may be stripped after forming the trench 24 .
- the deep trench isolation structure 25 includes a dielectric liner 26 that is formed on the sidewalls of the trench 24 , and a conductor layer 28 that is formed as a core surrounded by the dielectric liner 26 .
- the dielectric liner 26 may be comprised of, for example, silicon dioxide, and the conductor layer 28 may be comprised of polycrystalline silicon (polysilicon) doped, for example, with an n-type dopant (e.g., arsenic or phosphorus) that provides n-type electrical conductivity.
- the conductor layer 28 may be comprised of a metal, a combination of polysilicon and metal, or other combinations of materials that are electrically conductive.
- the dielectric liner 26 is arranged in the trench 24 between the conductor layer 28 and the semiconductor layer 20 .
- the conductor layer 28 which is electrically isolated by the dielectric liner 26 from the material of the semiconductor layer 20 surrounded by the deep trench isolation structure 25 , provides a conductive path extending from the top surface 21 of the semiconductor layer 20 to the doped region 18 .
- the deep trench isolation structure 25 may have a height H that is equal or substantially equal to the thickness of the portion of the semiconductor layer 20 providing the multiplication region of the single-photon avalanche diode.
- the doped region 22 may be formed in the semiconductor layer 20 before forming the deep trench isolation structure 25 .
- the deep trench isolation structure 25 may be used in a structure that does not include the subsequently-described light-absorbing layer.
- the trench isolation 25 may be effective to reduce optical crosstalk and electrical crosstalk.
- the dielectric liner 26 and the conductor layer 28 may have different refractive indices.
- a dielectric layer 30 is formed and patterned by lithography and etching processes to define an opening over the portion of the semiconductor layer 20 providing the multiplication region and surrounded by the deep trench isolation structure 25 .
- the dielectric layer 30 may be comprised of, for example, silicon nitride.
- the dielectric layer 30 covers the deep trench isolation structure 25 .
- the opening in the dielectric layer 30 may expose the entire surface area of the portion of the semiconductor layer 20 providing the multiplication region and surrounded by the deep trench isolation structure 25 .
- a light-absorbing layer 32 is formed on the portion of the semiconductor layer 20 inside the opening in the dielectric layer 30 .
- the doped region 18 is positioned in the portion of the semiconductor layer 20 adjacent to the light-absorbing layer 32 .
- the light-absorbing layer 32 may be grown on the portion of the semiconductor layer 20 by an epitaxial growth process.
- the light-absorbing layer 32 may be formed by a selective epitaxial growth (SEG) process in which semiconductor material nucleates for epitaxial growth from the exposed portion of the top surface 21 of the semiconductor layer 20 , but does not nucleate for epitaxial growth from adjacent insulator surfaces, such as the dielectric layer 30 .
- the light-absorbing layer 32 may have a thickness of approximately 1 micron.
- the light-absorbing layer 32 may grow with either vertical or substantially vertical sidewalls and/or sidewalls that are non-planar.
- the light-absorbing layer 32 may be comprised of a material that generates charge carriers from absorbed light.
- the light-absorbing layer 32 may comprise a material having a composition that includes germanium.
- the light-absorbing layer 32 may comprise a material having a composition that exclusively contains elemental germanium.
- the light-absorbing layer 32 may be covered by a cap layer 34 having a different composition, such as intrinsic silicon, that is epitaxially grown on the light-absorbing layer 32 .
- the cap layer 34 may have the same composition as the semiconductor layer 20 .
- the light-absorbing layer 32 may comprise intrinsic silicon, which eliminates the cap layer 34 .
- the light-absorbing layer 32 may comprise intrinsic germanium-silicon.
- the light-absorbing layer 32 may comprise intrinsic germanium-tin.
- the light-absorbing layer 32 may define an absorption region of the single-photon avalanche diode.
- the absorption region is positioned on the multiplication region defined by portion of the semiconductor layer 20 on which the light-absorbing layer 32 is positioned.
- the portion of the semiconductor layer 20 providing the multiplication region of the single-photon avalanche diode and the absorption region provided by the light-absorbing layer 32 are not formed inside a trench patterned in the semiconductor substrate 10 , which differs from conventional constructions for a single-photon avalanche diode.
- the dielectric layer 30 is removed, and a doped region 36 is formed in the cap layer 34 and to a shallow depth in an adjacent underlying section of the light-absorbing layer 32 .
- the doped region 36 is formed in the light-absorbing layer 32 and cap layer 34 over a central portion of the active device region 16 .
- the doped region 36 is centered over the doped region 22 .
- the semiconductor material of the doped region 36 may be heavily doped with the p-type dopant.
- the doped region 36 may be formed by, for example, an ion implantation process using an implantation mask with an opening that determines the implanted area of the cap layer 34 and adjacent section of the light-absorbing layer 32 .
- the implantation mask may include a layer of a light-sensitive material, such as a photoresist, applied by a spin-coating process, pre-baked, exposed to light projected through a photomask, baked after exposure, and developed with a chemical developer to define an opening arranged over a portion of the cap layer 34 to be targeted for implantation.
- the implantation conditions e.g., ion species, dose, kinetic energy
- the implantation mask may be stripped after forming the doped region 36 .
- the semiconductor material of the doped region 36 may receive and contain a p-type dopant (e.g., boron) that provides p-type electrical conductivity.
- MOL Middle-of-line
- BEOL back-end-of-line
- a dielectric layer 40 comprised of, for example, silicon nitride is deposited and then patterned to open the conductor layer 28 in the trench 24 for silicide formation.
- the interconnect structure includes an interlayer dielectric layer 46 that is formed over the single-photon avalanche diode.
- Contacts 42 may be formed in the interlayer dielectric layer 46 that extend and are coupled to a silicide layer (not shown) on the conductor layer 28 of the deep trench isolation structure 25 .
- Contacts 44 may be formed in the interlayer dielectric layer 46 of the interconnect structure that penetrate through the dielectric layer 40 and cap layer 34 to contact the doped region 36 .
- the doped region 18 may supply a cathode of the single-photon avalanche diode.
- the deep trench isolation structure 25 is physically and electrically connected to the doped region 18 .
- the deep trench isolation structure 25 only penetrates through the thickness of the semiconductor layer 20 and, in a hybrid arrangement, the contacts 42 provide a portion of the connection to the doped region 18 .
- the result is that the height of the deep trench isolation structure 25 may be shortened in comparison with trench-based single-photon avalanche diode structures in which the cathode is positioned at the base of the trench that holds the equivalent of both layers 20 , 34 .
- the single-photon avalanche diode has a separate absorption, charge, and multiplication (SACM) design.
- SACM absorption, charge, and multiplication
- incident radiation is absorbed in the absorption region of the single-photon avalanche diode defined by the light-absorbing layer 32 , and signal amplification occurs in the multiplication region defined by the portion of the semiconductor layer 20 interior of the deep trench isolation structure 25 .
- the single-photon avalanche diode is biased above the avalanche breakdown voltage.
- the doped region 22 provides a charge sheet used to control the electric field so that the electric field is high enough in the multiplication region to ensure that avalanche breakdown is reached and low enough in the absorption region to prevent tunneling.
- an incident photon When an incident photon is absorbed in the absorption region, an electron-hole pair is created, and the electron drifts into the multiplication region.
- An avalanche current is generated in the multiplication region by the creation of additional electron-hole pairs through impact ionization.
- the collected avalanche current provides a detectable electronic signal that can be output from the single-photon avalanche diode in a current path through the doped region 18 and the deep trench isolation structure 25 .
- the absorption and multiplication regions of the single-photon avalanche diode are not formed in a deep trench defined in the semiconductor substrate 10 , which simplifies the complexity of the process flow in comparison with trench-based formation processes.
- the structure of the single-photon avalanche diode does not require filling of a deep trench by silicon dioxide, which eliminates the related risks of oxide pilling and particulate contamination.
- the defectivity of the light-absorbing layer 32 may be reduced because the light-absorbing layer 32 is not epitaxially grown inside a deep trench.
- the depth of the deep trench isolation structure 25 is less than in conventional trench-based single-photon avalanche diodes because the deep trench isolation structure 25 does not have to reach to the base of a patterned deep trench but instead only has to penetrate through the thickness of the semiconductor layer 20 to the doped region 18 , which may improve gap-fill and lead to a more compact pixel size for the single-photon avalanche diode when in a pixel array.
- the dielectric layer 40 may be patterned to open the doped region 36 for silicide formation.
- the contacts 44 are coupled to a silicide layer 45 that is formed on the opened doped region 36 .
- the formation of the interconnect structure may continue with the deposition of a dielectric layer 56 on the interlayer dielectric layer 46 and the formation of conductive paths 52 , 54 respectively connected to the contacts 42 , 44 .
- the semiconductor substrate 10 carrying multiple instances of the single-photon avalanche diode as pixels may be thinned, flipped, and bonded to an interconnect structure 48 of another substrate that includes additional conductive paths 49 leading to, for example, transistors and other circuitry of a logic chip.
- an anti-reflection coating 50 and micro-lenses 58 may be formed to focus incident light to the different pixels.
- the micro-lenses 58 may be comprised of a polymer, such as reflowed photoresist, or may be comprised of a dielectric material, such as silicon dioxide or silicon nitride.
- a shallow trench isolation region 14 which may also be thinned, is laterally arranged between adjacent instances of the single-photon avalanche diode.
- a portion of the semiconductor substrate 10 may be positioned in the space between the adjacent instances of the single-photon avalanche diode. This portion of the semiconductor substrate 10 is doped to have an opposite conductivity type from the doped regions 18 of the adjacent instances of the single-photon avalanche diode.
- the dielectric layer 30 employed during the formation of the light-absorbing layer 32 on the portion of semiconductor layer 20 may be retained and not removed after forming the light-absorbing layer 32 .
- the completed structure of the single-photon avalanche diode will include sections of the dielectric layer 30 beneath respective sections of the dielectric layer 40 .
- the shallow trench isolation region 14 may be omitted from the structure of the single-photon avalanche diode.
- This omission is accompanied by forming the doped region 18 by a masked ion implantation process instead of a blanket ion implantation process.
- an implantation mask is formed with an opening that determines the implanted portion of the semiconductor substrate 10 .
- the masked ion implantation process may be used to provide the substrate portions between the doped regions 18 of adjacent instances of the single-photon avalanche diode ( FIG. 7 ).
- a structure may be formed having a common cathode arrangement in which the deep trench isolation structure 25 and the contacts 42 to the deep trench isolation structure 25 are shared between adjacent instances of the single-photon avalanche diode.
- a frontside illuminated structure may be provided in which the semiconductor substrate 10 is not flipped and bonded to the interconnect structure 48 of another substrate, but instead the anti-reflection coating 50 and micro-lenses 58 are provided over the interlayer dielectric layer 46 .
- a structure may be formed that includes a well 60 positioned in the semiconductor layer 20 and the semiconductor substrate 10 adjacent to the single-photon avalanche detector.
- the well 60 may have the same conductivity type (e.g., p-type conductivity) as the semiconductor substrate 10 .
- Contacts 62 may be formed in the interlayer dielectric layer 46 of the interconnect structure that extend and are coupled by the well 60 to the semiconductor substrate 10 .
- the semiconductor substrate 10 may be biased by a bias potential applied using the well 60 and contacts 62 .
- the shallow trench isolation region 14 may be formed in the semiconductor layer 20 , instead of being formed in the semiconductor substrate 10 .
- the doped region 18 may be formed by a masked implantation process, and the semiconductor layer 20 is epitaxially grown before the formation of the shallow trench isolation region 14 .
- the shallow trench isolation region 14 surrounds the deep trench isolation structure 25 and the portion of the semiconductor layer 20 providing the multiplication region of the single-photon avalanche detector.
- the deep trench isolation structures 25 may be laterally spaced from the adjacent light-absorbing layer 32 by a gap G.
- the lateral spacing provided by gap G may be approximately equal to 2 microns.
- the gap G may be provided by adjusting the dimensions of the opening in the dielectric layer 30 to expose less than the entire surface area of the portion of the semiconductor layer 20 providing the multiplication region.
- the methods as described above are used in the fabrication of integrated circuit chips.
- the resulting integrated circuit chips can be distributed by the fabricator in raw wafer form (e.g., as a single wafer that has multiple unpackaged chips), as a bare die, or in a packaged form.
- the chip may be integrated with other chips, discrete circuit elements, and/or other signal processing devices as part of either an intermediate product or an end product.
- the end product can be any product that includes integrated circuit chips, such as computer products having a central processor or smartphones.
- references herein to terms modified by language of approximation such as “about”, “approximately”, and “substantially”, are not to be limited to the precise value specified.
- the language of approximation may correspond to the precision of an instrument used to measure the value and, unless otherwise dependent on the precision of the instrument, may indicate +/ ⁇ 10% of the stated value(s).
- references herein to terms such as “vertical”, “horizontal”, etc. are made by way of example, and not by way of limitation, to establish a frame of reference.
- the term “horizontal” as used herein is defined as a plane parallel to a conventional plane of a semiconductor substrate, regardless of its actual three-dimensional spatial orientation.
- the terms “vertical” and “normal” refer to a direction perpendicular to the horizontal, as just defined.
- the term “lateral” refers to a direction within the horizontal plane.
- a feature “connected” or “coupled” to or with another feature may be directly connected or coupled to or with the other feature or, instead, one or more intervening features may be present.
- a feature may be “directly connected” or “directly coupled” to or with another feature if intervening features are absent.
- a feature may be “indirectly connected” or “indirectly coupled” to or with another feature if at least one intervening feature is present.
- a feature “on” or “contacting” another feature may be directly on or in direct contact with the other feature or, instead, one or more intervening features may be present.
- a feature may be “directly on” or in “direct contact” with another feature if intervening features are absent.
- a feature may be “indirectly on” or in “indirect contact” with another feature if at least one intervening feature is present.
- Different features may “overlap” if a feature extends over, and covers a part of, another feature.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Electromagnetism (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Manufacturing & Machinery (AREA)
- Chemical & Material Sciences (AREA)
- Inorganic Chemistry (AREA)
- Light Receiving Elements (AREA)
- Element Separation (AREA)
Abstract
Structures for a single-photon avalanche diode and methods of forming a structure for a single-photon avalanche diode. The structure includes a semiconductor substrate having a top surface, a semiconductor layer on the top surface of the semiconductor substrate, a light-absorbing layer on a portion of the semiconductor layer, and a doped region in the portion of the semiconductor layer. The doped region is positioned in the portion of the semiconductor layer adjacent to the light-absorbing layer.
Description
- The present invention relates to semiconductor device fabrication and integrated circuits and, more specifically, to structures for a single-photon avalanche diode and methods of forming a structure for a single-photon avalanche diode.
- A single-photon avalanche diode (SPAD) is a type of solid-state photodetector belonging to the same family as photodiodes and avalanche photodiodes. A fundamental difference between single-photon avalanche diodes and other types of photodetectors is that a single-photon avalanche diode is biased well above its reverse-bias breakdown voltage. When a single-photon avalanche diode is placed under such a high reverse bias, photon-initiated carriers are accelerated by the electric field to a kinetic energy that is large enough to knock electrons out of atoms of the bulk material. A large avalanche of current carriers grows exponentially and can be triggered in the bulk material from as few as a single photon-initiated carrier that is accelerated by the electric field. A single-photon avalanche diode can detect single photons providing short duration current pulses that can be counted or used to obtain a time of arrival of an incident single photon.
- Single-photon avalanche diodes may include absorption and multiplication regions that are formed in a deep trench that is initially filled by silicon dioxide. The silicon dioxide is subsequently patterned, and the semiconductor materials of the absorption and multiplication regions are epitaxially grown inside a portion of the deep trench that is surrounded by the patterned silicon dioxide.
- The completed single-photon avalanche diode may suffer from significant oxide pilling, which has the potential to cause particulate contamination. An unsuitable work-around to reduce the oxide pilling may be to reduce the thickness of the epitaxially-grown semiconductor material, which adversely reduces the detection probability. The trench-based formation of a single-photon avalanche diode entails a complex process necessitating multiple masks, multiple dry etches, and chemical mechanical polishing. Epitaxially growing the semiconductor material(s) of the single-photon avalanche diode inside the deep trench also elevates the risk of defects and, as a result, defect-induced dark current.
- Improved structures for a single-photon avalanche diode and methods of forming a structure for a single-photon avalanche diode are needed.
- In an embodiment of the invention, a structure for a single-photon avalanche detector is provided. The structure includes a semiconductor substrate having a top surface, a semiconductor layer on the top surface of the semiconductor substrate, a light-absorbing layer on a portion of the semiconductor layer, and a doped region in the portion of the semiconductor layer. The doped region is positioned in the portion of the semiconductor layer adjacent to the light-absorbing layer.
- In an embodiment of the invention, a structure includes a semiconductor substrate having a top surface, a semiconductor layer on the top surface of the semiconductor substrate, a doped region in the semiconductor substrate adjacent to the semiconductor layer, and a deep trench isolation structure coupled to the doped region. The deep trench isolation structure surrounds a portion of the semiconductor layer, and the deep trench isolation structure includes a dielectric liner and a conductor layer surrounded by the dielectric liner.
- In an embodiment of the invention, a method of forming a structure for a single-photon avalanche detector is provided. The method includes forming a semiconductor layer on a top surface of a semiconductor substrate, forming a light-absorbing layer on a portion of the semiconductor layer, and forming a doped region in the portion of the semiconductor layer. The doped region is positioned in the portion of the semiconductor layer adjacent to the light-absorbing layer.
- The accompanying drawings, which are incorporated in and constitute a part of this specification, illustrate various embodiments of the invention and, together with a general description of the invention given above and the detailed description of the embodiments given below, serve to explain the embodiments of the invention. In the drawings, like reference numerals refer to like features in the various views.
-
FIGS. 1-5 are cross-sectional views of a structure at successive fabrication stages of a processing method in accordance with embodiments of the invention. -
FIGS. 6-13 are cross-sectional views of structures in accordance with alternative embodiments of the invention. - With reference to
FIG. 1 and in accordance with embodiments of the invention, asemiconductor substrate 10 is provided that contains a semiconductor material, such as single-crystal silicon. In an embodiment, thesemiconductor substrate 10 may contain semiconductor material lightly-doped with a p-type dopant (e.g., boron) to provide p-type electrical conductivity. A shallowtrench isolation region 14 is formed that extends from atop surface 12 of thesemiconductor substrate 10 to a shallow depth into thesemiconductor substrate 10. The shallowtrench isolation region 14 may contain a dielectric material, such as silicon dioxide, that is deposited by chemical vapor deposition into trenches patterned in thesemiconductor substrate 10, polished, and deglazed. The shallowtrench isolation region 14 surrounds a portion of thesemiconductor substrate 10 to define anactive device region 16 of semiconductor material. - A
doped region 18 is formed in thesemiconductor substrate 10 across the entirety of theactive device region 16. Thedoped region 18 may extend from thetop surface 12 of thesemiconductor substrate 10 to a given depth into thesemiconductor substrate 10. Thedoped region 18 may be formed by, for example, a blanket ion implantation process that does not require an implantation mask. The implantation conditions (e.g., ion species, dose, kinetic energy) may be selected to tune the electrical and physical characteristics of thedoped region 18. In an embodiment, the semiconductor material of thedoped region 18 may receive and contain an n-type dopant (e.g., arsenic or phosphorus) that provides n-type electrical conductivity. In an embodiment, the semiconductor material of thedoped region 18 may be heavily doped with the n-type dopant. - With reference to
FIG. 2 in which like reference numerals refer to like features inFIG. 1 and at a subsequent fabrication stage of the processing method, asemiconductor layer 20 is formed on thetop surface 12 of thesemiconductor substrate 10. Thesemiconductor layer 20 may be comprised of a semiconductor material, such as single-crystal silicon, that is epitaxially grown as a blanket film using an epitaxial growth process. In an embodiment, thesemiconductor layer 20 may comprise an intrinsic semiconductor material, such as intrinsic silicon, that is undoped. In an embodiment, thesemiconductor layer 20 may have a thickness T of approximately 800 nanometers. Abottom surface 19 of thesemiconductor layer 20 is positioned on thetop surface 12 of thesemiconductor substrate 10, which differs from conventional trench-based constructions. In an embodiment, thebottom surface 19 of thesemiconductor layer 20 may be directly on thetop surface 12 of thesemiconductor substrate 10. Thesemiconductor layer 20 and thedoped region 18 adjoin at thetop surface 12 of thesemiconductor substrate 10. - A
doped region 22 is formed in thesemiconductor layer 20 adjacent to atop surface 21 of thesemiconductor layer 20. In an embodiment, thedoped region 22 may be formed in a portion of thesemiconductor layer 20. Thedoped region 22 may be formed by, for example, selective ion implantation process using an implantation mask with an opening that determines the portion of thesemiconductor layer 20 targeted to be implanted. The implantation mask may include a layer of a light-sensitive material, such as a photoresist, applied by a spin-coating process, pre-baked, exposed to light projected through a photomask, baked after exposure, and developed with a chemical developer to define an opening arranged over a portion of thesemiconductor layer 20 to be targeted for implantation. The implantation conditions (e.g., ion species, dose, kinetic energy) may be selected to tune the electrical and physical characteristics of thedoped region 22. The implantation mask, which has a thickness adequate to stop the ions, may be stripped after forming thedoped region 22. In an embodiment, the semiconductor material of thedoped region 22 may receive and contain a p-type dopant (e.g., boron) that provides p-type electrical conductivity. - With reference to
FIG. 3 in which like reference numerals refer to like features inFIG. 2 and at a subsequent fabrication stage of the processing method, a deeptrench isolation structure 25 is formed that is coupled to thedoped region 18. To that end, atrench 24 is formed that extends as an opening from thetop surface 21 of thesemiconductor layer 20 fully through thesemiconductor layer 20 to thedoped region 18 in thesemiconductor substrate 10. In an embodiment, thetrench 24 is positioned fully over thetop surface 12 of thesemiconductor substrate 10 such that a portion of thesemiconductor layer 20 is surrounded and thesemiconductor substrate 10 is not penetrated. The surrounded portion of thesemiconductor layer 20 interior of the deeptrench isolation structure 25 defines a multiplication region of the single-photon avalanche diode. - The
trench 24 may be patterned by lithography and etching processes. To that end, an etch mask is formed by a lithography process over thesemiconductor layer 20. The etch mask may include a layer of a light-sensitive material, such as a photoresist, applied by a spin-coating process, pre-baked, exposed to light projected through a photomask, baked after exposure, and developed with a chemical developer to define an opening arranged over a portion of thesemiconductor layer 20 targeted to be etched to define thetrench 24. An etching process is used to form thetrench 24 at the location of the opening in the etch mask. The etch mask may be stripped after forming thetrench 24. - The deep
trench isolation structure 25 includes adielectric liner 26 that is formed on the sidewalls of thetrench 24, and aconductor layer 28 that is formed as a core surrounded by thedielectric liner 26. Thedielectric liner 26 may be comprised of, for example, silicon dioxide, and theconductor layer 28 may be comprised of polycrystalline silicon (polysilicon) doped, for example, with an n-type dopant (e.g., arsenic or phosphorus) that provides n-type electrical conductivity. In alternative embodiments, theconductor layer 28 may be comprised of a metal, a combination of polysilicon and metal, or other combinations of materials that are electrically conductive. Thedielectric liner 26 is arranged in thetrench 24 between theconductor layer 28 and thesemiconductor layer 20. Theconductor layer 28, which is electrically isolated by thedielectric liner 26 from the material of thesemiconductor layer 20 surrounded by the deeptrench isolation structure 25, provides a conductive path extending from thetop surface 21 of thesemiconductor layer 20 to the dopedregion 18. - In an embodiment, the deep
trench isolation structure 25 may have a height H that is equal or substantially equal to the thickness of the portion of thesemiconductor layer 20 providing the multiplication region of the single-photon avalanche diode. In an alternative embodiment, the dopedregion 22 may be formed in thesemiconductor layer 20 before forming the deeptrench isolation structure 25. In an embodiment, the deeptrench isolation structure 25 may be used in a structure that does not include the subsequently-described light-absorbing layer. - The
trench isolation 25 may be effective to reduce optical crosstalk and electrical crosstalk. In an embodiment, thedielectric liner 26 and theconductor layer 28 may have different refractive indices. - With reference to
FIG. 4 in which like reference numerals refer to like features inFIG. 3 and at a subsequent fabrication stage of the processing method, adielectric layer 30 is formed and patterned by lithography and etching processes to define an opening over the portion of thesemiconductor layer 20 providing the multiplication region and surrounded by the deeptrench isolation structure 25. Thedielectric layer 30 may be comprised of, for example, silicon nitride. Thedielectric layer 30 covers the deeptrench isolation structure 25. In the representative embodiment, the opening in thedielectric layer 30 may expose the entire surface area of the portion of thesemiconductor layer 20 providing the multiplication region and surrounded by the deeptrench isolation structure 25. - A light-absorbing
layer 32 is formed on the portion of thesemiconductor layer 20 inside the opening in thedielectric layer 30. The dopedregion 18 is positioned in the portion of thesemiconductor layer 20 adjacent to the light-absorbinglayer 32. The light-absorbinglayer 32 may be grown on the portion of thesemiconductor layer 20 by an epitaxial growth process. In an embodiment, the light-absorbinglayer 32 may be formed by a selective epitaxial growth (SEG) process in which semiconductor material nucleates for epitaxial growth from the exposed portion of thetop surface 21 of thesemiconductor layer 20, but does not nucleate for epitaxial growth from adjacent insulator surfaces, such as thedielectric layer 30. In an embodiment, the light-absorbinglayer 32 may have a thickness of approximately 1 micron. The light-absorbinglayer 32 may grow with either vertical or substantially vertical sidewalls and/or sidewalls that are non-planar. - The light-absorbing
layer 32 may be comprised of a material that generates charge carriers from absorbed light. In an embodiment, the light-absorbinglayer 32 may comprise a material having a composition that includes germanium. In an embodiment, the light-absorbinglayer 32 may comprise a material having a composition that exclusively contains elemental germanium. The light-absorbinglayer 32 may be covered by acap layer 34 having a different composition, such as intrinsic silicon, that is epitaxially grown on the light-absorbinglayer 32. In an embodiment, thecap layer 34 may have the same composition as thesemiconductor layer 20. In an alternative embodiment, the light-absorbinglayer 32 may comprise intrinsic silicon, which eliminates thecap layer 34. In an alternative embodiment, the light-absorbinglayer 32 may comprise intrinsic germanium-silicon. In an alternative embodiment, the light-absorbinglayer 32 may comprise intrinsic germanium-tin. - The light-absorbing
layer 32 may define an absorption region of the single-photon avalanche diode. The absorption region is positioned on the multiplication region defined by portion of thesemiconductor layer 20 on which the light-absorbinglayer 32 is positioned. The portion of thesemiconductor layer 20 providing the multiplication region of the single-photon avalanche diode and the absorption region provided by the light-absorbinglayer 32 are not formed inside a trench patterned in thesemiconductor substrate 10, which differs from conventional constructions for a single-photon avalanche diode. - With reference to
FIG. 5 in which like reference numerals refer to like features inFIG. 4 and at a subsequent fabrication stage of the processing method, thedielectric layer 30 is removed, and a dopedregion 36 is formed in thecap layer 34 and to a shallow depth in an adjacent underlying section of the light-absorbinglayer 32. In an embodiment, the dopedregion 36 is formed in the light-absorbinglayer 32 andcap layer 34 over a central portion of theactive device region 16. In an embodiment, the dopedregion 36 is centered over the dopedregion 22. In an embodiment, the semiconductor material of the dopedregion 36 may be heavily doped with the p-type dopant. - The doped
region 36 may be formed by, for example, an ion implantation process using an implantation mask with an opening that determines the implanted area of thecap layer 34 and adjacent section of the light-absorbinglayer 32. The implantation mask may include a layer of a light-sensitive material, such as a photoresist, applied by a spin-coating process, pre-baked, exposed to light projected through a photomask, baked after exposure, and developed with a chemical developer to define an opening arranged over a portion of thecap layer 34 to be targeted for implantation. The implantation conditions (e.g., ion species, dose, kinetic energy) may be selected to tune the electrical and physical characteristics of the dopedregion 36. The implantation mask may be stripped after forming the dopedregion 36. In an embodiment, the semiconductor material of the dopedregion 36 may receive and contain a p-type dopant (e.g., boron) that provides p-type electrical conductivity. - Middle-of-line (MOL) processing and back-end-of-line (BEOL) processing follow, which includes formation of silicide, contacts, vias, and wiring for an interconnect structure that is coupled to the single-photon avalanche diode. A
dielectric layer 40 comprised of, for example, silicon nitride is deposited and then patterned to open theconductor layer 28 in thetrench 24 for silicide formation. The interconnect structure includes aninterlayer dielectric layer 46 that is formed over the single-photon avalanche diode.Contacts 42 may be formed in theinterlayer dielectric layer 46 that extend and are coupled to a silicide layer (not shown) on theconductor layer 28 of the deeptrench isolation structure 25.Contacts 44 may be formed in theinterlayer dielectric layer 46 of the interconnect structure that penetrate through thedielectric layer 40 andcap layer 34 to contact the dopedregion 36. - The doped
region 18 may supply a cathode of the single-photon avalanche diode. The deeptrench isolation structure 25 is physically and electrically connected to the dopedregion 18. The deeptrench isolation structure 25 only penetrates through the thickness of thesemiconductor layer 20 and, in a hybrid arrangement, thecontacts 42 provide a portion of the connection to the dopedregion 18. The result is that the height of the deeptrench isolation structure 25 may be shortened in comparison with trench-based single-photon avalanche diode structures in which the cathode is positioned at the base of the trench that holds the equivalent of bothlayers - The single-photon avalanche diode has a separate absorption, charge, and multiplication (SACM) design. In use, incident radiation is absorbed in the absorption region of the single-photon avalanche diode defined by the light-absorbing
layer 32, and signal amplification occurs in the multiplication region defined by the portion of thesemiconductor layer 20 interior of the deeptrench isolation structure 25. The single-photon avalanche diode is biased above the avalanche breakdown voltage. The dopedregion 22 provides a charge sheet used to control the electric field so that the electric field is high enough in the multiplication region to ensure that avalanche breakdown is reached and low enough in the absorption region to prevent tunneling. When an incident photon is absorbed in the absorption region, an electron-hole pair is created, and the electron drifts into the multiplication region. An avalanche current is generated in the multiplication region by the creation of additional electron-hole pairs through impact ionization. The collected avalanche current provides a detectable electronic signal that can be output from the single-photon avalanche diode in a current path through the dopedregion 18 and the deeptrench isolation structure 25. - The absorption and multiplication regions of the single-photon avalanche diode are not formed in a deep trench defined in the
semiconductor substrate 10, which simplifies the complexity of the process flow in comparison with trench-based formation processes. The structure of the single-photon avalanche diode does not require filling of a deep trench by silicon dioxide, which eliminates the related risks of oxide pilling and particulate contamination. The defectivity of the light-absorbinglayer 32 may be reduced because the light-absorbinglayer 32 is not epitaxially grown inside a deep trench. The depth of the deeptrench isolation structure 25 is less than in conventional trench-based single-photon avalanche diodes because the deeptrench isolation structure 25 does not have to reach to the base of a patterned deep trench but instead only has to penetrate through the thickness of thesemiconductor layer 20 to the dopedregion 18, which may improve gap-fill and lead to a more compact pixel size for the single-photon avalanche diode when in a pixel array. - With reference to
FIG. 6 and in accordance with alternative embodiments, thedielectric layer 40 may be patterned to open the dopedregion 36 for silicide formation. Thecontacts 44 are coupled to asilicide layer 45 that is formed on the openeddoped region 36. - With reference to
FIG. 7 and in accordance with alternative embodiments, the formation of the interconnect structure may continue with the deposition of adielectric layer 56 on theinterlayer dielectric layer 46 and the formation ofconductive paths contacts semiconductor substrate 10 carrying multiple instances of the single-photon avalanche diode as pixels may be thinned, flipped, and bonded to aninterconnect structure 48 of another substrate that includes additionalconductive paths 49 leading to, for example, transistors and other circuitry of a logic chip. In such a backside illuminated structure, ananti-reflection coating 50 andmicro-lenses 58 may be formed to focus incident light to the different pixels. The micro-lenses 58 may be comprised of a polymer, such as reflowed photoresist, or may be comprised of a dielectric material, such as silicon dioxide or silicon nitride. - A shallow
trench isolation region 14, which may also be thinned, is laterally arranged between adjacent instances of the single-photon avalanche diode. In an alternative embodiment in which thetrench isolation regions 14 are omitted, a portion of thesemiconductor substrate 10 may be positioned in the space between the adjacent instances of the single-photon avalanche diode. This portion of thesemiconductor substrate 10 is doped to have an opposite conductivity type from the dopedregions 18 of the adjacent instances of the single-photon avalanche diode. - With reference to
FIG. 8 and in accordance with alternative embodiments, thedielectric layer 30 employed during the formation of the light-absorbinglayer 32 on the portion ofsemiconductor layer 20 may be retained and not removed after forming the light-absorbinglayer 32. The completed structure of the single-photon avalanche diode will include sections of thedielectric layer 30 beneath respective sections of thedielectric layer 40. - With reference to
FIG. 9 and in accordance with alternative embodiments, the shallowtrench isolation region 14 may be omitted from the structure of the single-photon avalanche diode. This omission is accompanied by forming the dopedregion 18 by a masked ion implantation process instead of a blanket ion implantation process. In that regard, before performing the ion implantation forming the dopedregion 18, an implantation mask is formed with an opening that determines the implanted portion of thesemiconductor substrate 10. The masked ion implantation process may be used to provide the substrate portions between thedoped regions 18 of adjacent instances of the single-photon avalanche diode (FIG. 7 ). - With reference to
FIG. 10 and in accordance with alternative embodiments, a structure may be formed having a common cathode arrangement in which the deeptrench isolation structure 25 and thecontacts 42 to the deeptrench isolation structure 25 are shared between adjacent instances of the single-photon avalanche diode. - With reference to
FIG. 11 and in accordance with alternative embodiments, a frontside illuminated structure may be provided in which thesemiconductor substrate 10 is not flipped and bonded to theinterconnect structure 48 of another substrate, but instead theanti-reflection coating 50 andmicro-lenses 58 are provided over theinterlayer dielectric layer 46. - With reference to
FIG. 12 and in accordance with alternative embodiments, a structure may be formed that includes a well 60 positioned in thesemiconductor layer 20 and thesemiconductor substrate 10 adjacent to the single-photon avalanche detector. The well 60 may have the same conductivity type (e.g., p-type conductivity) as thesemiconductor substrate 10.Contacts 62 may be formed in theinterlayer dielectric layer 46 of the interconnect structure that extend and are coupled by the well 60 to thesemiconductor substrate 10. Thesemiconductor substrate 10 may be biased by a bias potential applied using thewell 60 andcontacts 62. - The shallow
trench isolation region 14 may be formed in thesemiconductor layer 20, instead of being formed in thesemiconductor substrate 10. The dopedregion 18 may be formed by a masked implantation process, and thesemiconductor layer 20 is epitaxially grown before the formation of the shallowtrench isolation region 14. The shallowtrench isolation region 14 surrounds the deeptrench isolation structure 25 and the portion of thesemiconductor layer 20 providing the multiplication region of the single-photon avalanche detector. - With reference to
FIG. 13 and in accordance with alternative embodiments, the deeptrench isolation structures 25 may be laterally spaced from the adjacent light-absorbinglayer 32 by a gap G. For example, the lateral spacing provided by gap G may be approximately equal to 2 microns. The gap G may be provided by adjusting the dimensions of the opening in thedielectric layer 30 to expose less than the entire surface area of the portion of thesemiconductor layer 20 providing the multiplication region. - The methods as described above are used in the fabrication of integrated circuit chips. The resulting integrated circuit chips can be distributed by the fabricator in raw wafer form (e.g., as a single wafer that has multiple unpackaged chips), as a bare die, or in a packaged form. The chip may be integrated with other chips, discrete circuit elements, and/or other signal processing devices as part of either an intermediate product or an end product. The end product can be any product that includes integrated circuit chips, such as computer products having a central processor or smartphones.
- References herein to terms modified by language of approximation, such as “about”, “approximately”, and “substantially”, are not to be limited to the precise value specified. The language of approximation may correspond to the precision of an instrument used to measure the value and, unless otherwise dependent on the precision of the instrument, may indicate +/−10% of the stated value(s).
- References herein to terms such as “vertical”, “horizontal”, etc. are made by way of example, and not by way of limitation, to establish a frame of reference. The term “horizontal” as used herein is defined as a plane parallel to a conventional plane of a semiconductor substrate, regardless of its actual three-dimensional spatial orientation. The terms “vertical” and “normal” refer to a direction perpendicular to the horizontal, as just defined. The term “lateral” refers to a direction within the horizontal plane.
- A feature “connected” or “coupled” to or with another feature may be directly connected or coupled to or with the other feature or, instead, one or more intervening features may be present. A feature may be “directly connected” or “directly coupled” to or with another feature if intervening features are absent. A feature may be “indirectly connected” or “indirectly coupled” to or with another feature if at least one intervening feature is present. A feature “on” or “contacting” another feature may be directly on or in direct contact with the other feature or, instead, one or more intervening features may be present. A feature may be “directly on” or in “direct contact” with another feature if intervening features are absent. A feature may be “indirectly on” or in “indirect contact” with another feature if at least one intervening feature is present. Different features may “overlap” if a feature extends over, and covers a part of, another feature.
- The descriptions of the various embodiments of the present invention have been presented for purposes of illustration but are not intended to be exhaustive or limited to the embodiments disclosed. Many modifications and variations will be apparent to those of ordinary skill in the art without departing from the scope and spirit of the described embodiments. The terminology used herein was chosen to best explain the principles of the embodiments, the practical application or technical improvement over technologies found in the marketplace, or to enable others of ordinary skill in the art to understand the embodiments disclosed herein.
Claims (20)
1. A structure comprising:
a semiconductor substrate having a top surface;
a semiconductor layer on the top surface of the semiconductor substrate;
a first doped region in the semiconductor substrate adjacent to the semiconductor layer; and
a deep trench isolation structure coupled to the first doped region, the deep trench isolation structure surrounding a portion of the semiconductor layer, and the deep trench isolation structure including a dielectric liner and a conductor layer surrounded by the dielectric liner.
2. The structure of claim 1 wherein the dielectric liner is positioned in a lateral direction between the conductor layer and the semiconductor layer.
3. The structure of claim 1 wherein the deep trench isolation structure is positioned fully over the top surface of the semiconductor substrate.
4. The structure of claim 1 wherein the semiconductor layer has a thickness, and the deep trench isolation structure has a height that is substantially equal to the thickness of the portion of the semiconductor layer.
5. The structure of claim 1 wherein the semiconductor layer has a thickness, and the deep trench isolation structure has a height that is equal to the thickness of the portion of the semiconductor layer.
6. The structure of claim 1 further comprising:
a light-absorbing layer on the portion of the semiconductor layer.
7. The structure of claim 6 wherein the light-absorbing layer comprises germanium.
8. The structure of claim 6 wherein the light-absorbing layer comprises a first material, and further comprising:
a cap layer on the light-absorbing layer, the cap layer comprising a second material different from the first material.
9. The structure of claim 6 wherein the deep trench isolation structure is laterally spaced from the light-absorbing layer by a gap.
10. The structure of claim 6 further comprising:
a second doped region in the light-absorbing layer; and
a contact coupled to the second doped region.
11. The structure of claim 10 further comprising:
a silicide layer on the second doped region, the silicide layer positioned between the contact and the second doped region.
12. The structure of claim 1 further comprising:
a shallow trench isolation region in the semiconductor substrate, the shallow trench isolation region surrounding the portion of the semiconductor layer.
13. The structure of claim 1 further comprising:
a shallow trench isolation region in the semiconductor substrate,
wherein the shallow trench isolation region surrounds an active device region of the semiconductor substrate, and the first doped region extends across an entirety of the active device region.
14. The structure of claim 1 wherein the dielectric liner is positioned between the conductor layer and the semiconductor layer.
15. The structure of claim 1 wherein the dielectric liner comprises silicon dioxide.
16. The structure of claim 1 wherein the conductor layer comprises doped polysilicon.
17. The structure of claim 1 wherein the conductor layer comprises a metal or a combination of polysilicon and metal.
18. The structure of claim 1 further comprising:
a well in the semiconductor layer and the semiconductor substrate; and
a contact coupled by the well to the semiconductor substrate.
19. The structure of claim 1 wherein the semiconductor layer has a top surface, and the conductor layer provides a conductive path extending from the top surface of the semiconductor layer to the first doped region.
20. A method comprising:
forming a semiconductor layer on a top surface of a semiconductor substrate;
forming a doped region in the semiconductor substrate adjacent to the semiconductor layer; and
forming a deep trench isolation structure coupled to the doped region, wherein the deep trench isolation structure surrounds a portion of the semiconductor layer, and the deep trench isolation structure includes a dielectric liner and a conductor layer surrounded by the dielectric liner.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US18/236,484 US20230395619A1 (en) | 2021-05-04 | 2023-08-22 | Trenchless single-photon avalanche diodes |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US17/307,323 US11784196B2 (en) | 2021-05-04 | 2021-05-04 | Trenchless single-photon avalanche diodes |
US18/236,484 US20230395619A1 (en) | 2021-05-04 | 2023-08-22 | Trenchless single-photon avalanche diodes |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US17/307,323 Division US11784196B2 (en) | 2021-05-04 | 2021-05-04 | Trenchless single-photon avalanche diodes |
Publications (1)
Publication Number | Publication Date |
---|---|
US20230395619A1 true US20230395619A1 (en) | 2023-12-07 |
Family
ID=83692445
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US17/307,323 Active 2041-11-22 US11784196B2 (en) | 2021-05-04 | 2021-05-04 | Trenchless single-photon avalanche diodes |
US18/236,484 Pending US20230395619A1 (en) | 2021-05-04 | 2023-08-22 | Trenchless single-photon avalanche diodes |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US17/307,323 Active 2041-11-22 US11784196B2 (en) | 2021-05-04 | 2021-05-04 | Trenchless single-photon avalanche diodes |
Country Status (3)
Country | Link |
---|---|
US (2) | US11784196B2 (en) |
CN (1) | CN115295660A (en) |
DE (1) | DE102022105322A1 (en) |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8093624B1 (en) * | 2006-02-15 | 2012-01-10 | Massachusetts Institute Of Technology | High fill-factor avalanche photodiode |
IT1399690B1 (en) * | 2010-03-30 | 2013-04-26 | St Microelectronics Srl | AVALANCHE PHOTODIODO OPERATING IN GEIGER MODE WITH HIGH SIGNAL NOISE REPORT AND RELATIVE MANUFACTURING PROCEDURE |
TW202335281A (en) | 2015-08-04 | 2023-09-01 | 光程研創股份有限公司 | Light sensing system |
JP6818875B2 (en) | 2016-09-23 | 2021-01-20 | アップル インコーポレイテッドApple Inc. | Laminated back-illuminated SPAD array |
JP7055544B2 (en) | 2016-11-29 | 2022-04-18 | ソニーセミコンダクタソリューションズ株式会社 | Sensor chips and electronic devices |
US10636930B2 (en) * | 2017-09-29 | 2020-04-28 | Taiwan Semiconductor Manufacturing Company Ltd. | SPAD image sensor and associated fabricating method |
US10276625B1 (en) * | 2017-12-15 | 2019-04-30 | Atomera Incorporated | CMOS image sensor including superlattice to enhance infrared light absorption |
JP7246863B2 (en) * | 2018-04-20 | 2023-03-28 | ソニーセミコンダクタソリューションズ株式会社 | Photodetector, vehicle control system and rangefinder |
US10672807B1 (en) * | 2018-12-21 | 2020-06-02 | Qualcomm Incorporated | Photo detectors |
-
2021
- 2021-05-04 US US17/307,323 patent/US11784196B2/en active Active
-
2022
- 2022-03-08 DE DE102022105322.9A patent/DE102022105322A1/en active Pending
- 2022-04-02 CN CN202210357449.8A patent/CN115295660A/en active Pending
-
2023
- 2023-08-22 US US18/236,484 patent/US20230395619A1/en active Pending
Also Published As
Publication number | Publication date |
---|---|
CN115295660A (en) | 2022-11-04 |
US11784196B2 (en) | 2023-10-10 |
US20220359580A1 (en) | 2022-11-10 |
DE102022105322A1 (en) | 2022-11-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7573113B2 (en) | Photodiode with ultra-shallow junction for high quantum efficiency CMOS image sensor and method of formation | |
US7470560B2 (en) | Image sensor having a charge storage region provided within an implant region | |
US7091536B2 (en) | Isolation process and structure for CMOS imagers | |
US7422924B2 (en) | Image device and photodiode structure | |
US7510897B2 (en) | Photodiode with self-aligned implants for high quantum efficiency and method of formation | |
US7432121B2 (en) | Isolation process and structure for CMOS imagers | |
US11316064B2 (en) | Photodiode and/or PIN diode structures | |
US20210296377A1 (en) | Spad pixel circuits and methods thereof for direct time of flight sensors | |
US20230065063A1 (en) | Single-photon avalanche diodes with deep trench isolation | |
US11784196B2 (en) | Trenchless single-photon avalanche diodes | |
US20230131505A1 (en) | Photodetectors with a deep trench isolation region that includes a bragg mirror | |
US11581450B2 (en) | Photodiode and/or pin diode structures with one or more vertical surfaces | |
US11316063B2 (en) | Diode devices and methods of forming a diode device | |
US11967664B2 (en) | Photodiodes with serpentine shaped electrical junction | |
US11374040B1 (en) | Pixel arrays including heterogenous photodiode types | |
US11329087B2 (en) | Photodetectors with adjacent anode-cathode pairs | |
US11282883B2 (en) | Trench-based photodiodes | |
US7745858B2 (en) | Photodiode with self-aligned implants for high quantum efficiency and method of formation |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: GLOBALFOUNDRIES SINGAPORE PTE. LTD., SINGAPORE Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:ZHENG, PING;TOH, ENG HUAT;QUEK, KIOK BOONE ELGIN;AND OTHERS;SIGNING DATES FROM 20210429 TO 20210430;REEL/FRAME:064662/0083 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |