US20230387930A1 - Circuits and Methods for a Noise Shaping Analog To Digital Converter - Google Patents
Circuits and Methods for a Noise Shaping Analog To Digital Converter Download PDFInfo
- Publication number
- US20230387930A1 US20230387930A1 US18/361,949 US202318361949A US2023387930A1 US 20230387930 A1 US20230387930 A1 US 20230387930A1 US 202318361949 A US202318361949 A US 202318361949A US 2023387930 A1 US2023387930 A1 US 2023387930A1
- Authority
- US
- United States
- Prior art keywords
- signal
- noise
- digital
- stage
- generate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000007493 shaping process Methods 0.000 title claims abstract description 79
- 238000000034 method Methods 0.000 title claims abstract description 24
- 238000013139 quantization Methods 0.000 claims abstract description 199
- 238000006243 chemical reaction Methods 0.000 claims abstract description 16
- 238000005070 sampling Methods 0.000 claims description 10
- 238000001914 filtration Methods 0.000 claims description 7
- 230000003111 delayed effect Effects 0.000 claims description 6
- 238000010586 diagram Methods 0.000 description 21
- 101100115709 Mus musculus Stfa2 gene Proteins 0.000 description 6
- 239000003990 capacitor Substances 0.000 description 3
- 238000005516 engineering process Methods 0.000 description 3
- 238000001228 spectrum Methods 0.000 description 3
- 230000003467 diminishing effect Effects 0.000 description 2
- 230000004075 alteration Effects 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 238000013507 mapping Methods 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M3/00—Conversion of analogue values to or from differential modulation
- H03M3/30—Delta-sigma modulation
- H03M3/39—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators
- H03M3/412—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators characterised by the number of quantisers and their type and resolution
- H03M3/414—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators characterised by the number of quantisers and their type and resolution having multiple quantisers arranged in cascaded loops, each of the second and further loops processing the quantisation error of the loop preceding it, i.e. multiple stage noise shaping [MASH] type
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/06—Continuously compensating for, or preventing, undesired influence of physical parameters
- H03M1/08—Continuously compensating for, or preventing, undesired influence of physical parameters of noise
- H03M1/0854—Continuously compensating for, or preventing, undesired influence of physical parameters of noise of quantisation noise
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/12—Analogue/digital converters
- H03M1/14—Conversion in steps with each step involving the same or a different conversion means and delivering more than one bit
- H03M1/16—Conversion in steps with each step involving the same or a different conversion means and delivering more than one bit with scale factor modification, i.e. by changing the amplification between the steps
- H03M1/164—Conversion in steps with each step involving the same or a different conversion means and delivering more than one bit with scale factor modification, i.e. by changing the amplification between the steps the steps being performed sequentially in series-connected stages
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/12—Analogue/digital converters
- H03M1/34—Analogue value compared with reference values
- H03M1/38—Analogue value compared with reference values sequentially only, e.g. successive approximation type
Definitions
- An analog-to-digital converter is usable to convert analog signals to digital signals.
- An ADC structure typically includes one or more quantizers, which map a continuous analog signal to discrete digital representations using a quantization process such as rounding or truncation. The quantization process typically introduces an error, commonly referred to as quantization error, that results from mapping a continuous input signal to a finite set of discrete quantization levels.
- Voltage controlled oscillator (VCO)-based quantizers are known to reduce quantization error because a VCO has inherent first order noise shaping of its quantization error.
- VCO voltage-to-frequency tuning curve
- SNDR signal-to-(noise+distortion) ratio
- FIG. 1 is a block diagram of an example analog-to-digital conversion circuit in accordance with embodiments.
- FIG. 2 is a signal flow diagram of an example embodiment of an analog-to-digital circuit in accordance with embodiments.
- FIG. 3 is a signal flow diagram of another example embodiment of an analog-to-digital circuit in accordance with embodiments.
- FIG. 4 is a flow diagram of an example analog-to-digital conversion method in accordance with embodiments.
- FIGS. 5 A- 5 C are signal diagrams showing an example frequency-domain operation of the analog-to-digital circuit shown in FIG. 2 .
- first and second features are formed in direct contact
- additional features may be formed between the first and second features, such that the first and second features may not be in direct contact
- present disclosure may repeat reference numerals and/or letters in some various examples. This repetition is for the purpose of simplicity and clarity and does not in itself dictate a relationship between some various embodiments and/or configurations discussed.
- FIG. 1 is a block diagram of an example analog-to-digital conversion (ADC) circuit 100 with second order noise shaping in accordance with embodiments.
- the example ADC circuit 100 includes a first quantization stage 102 , a second quantization stage 104 , a first digital filter 106 , a second digital filter 108 , and a combination circuit 110 .
- the first quantization stage 102 is configured to receive an analog input signal (X 1 ) 112 , sample the analog input signal 112 to generate a digital signal, and filter the digital signal with a first noise-shaping transfer function (NTF 1 ) to generate a first noise-shaped digital output (y 11 ) 114 .
- the first quantization stage 102 is further configured to generate a quantization error signal (q 1 ) based, at least in part, on a comparison of the analog input signal 112 and the digital output 114 .
- the first quantization stage 102 may include a successive approximation register (SAR) quantizer that utilizes the quantization error signal (q 1 ) in a feedback loop to the analog input signal 112 , for example as described below with reference to the example shown in FIG. 2 .
- a SAR-based first quantization stage may, for example, determine the quantization error signal (q 1 ) based on a residue voltage produced by the SAR quantizer during generation of the first noise-shaped digital output, and may shape the quantization error signal (q 1 ) using a loop filter to achieve predetermined noise-shaping characteristics having a noise-shaping transfer function (NTF 1 ).
- NTF 1 noise-shaping transfer function
- the second quantization stage 104 may be a voltage controlled oscillator (VCO)-based quantization stage that is configured to receive an inversion of the quantization error signal ( ⁇ q 1 ) 116 and sample the inverted quantization error signal ( ⁇ q 1 ) to generate a second digital signal.
- VCO voltage controlled oscillator
- the VCO-based second quantization stage 104 may be further configured to filter the second digital signal with a second noise-shaping transfer function (NTF 2 ) to generate a second noise-shaped digital output (y 21 ) 118 .
- NTF 2 noise-shaping transfer function
- the VCO-based quantization stage 104 may include an open-loop quantizer configuration (i.e., without a feedback loop) in which the noise-shaping transfer function (NTF 2 ) approximates a first-order difference operation, for example as described below with reference to the example shown in FIG. 2 .
- NTF 2 noise-shaping transfer function
- the first digital filter 106 is configured to filter the first noise-shaped digital output (y 11 ) 114 with a signal transfer function (STF 2 ) of the second quantization stage 104 in order to match the filtering function seen by the first stage quantization error contained in both y 21 and y 22 paths.
- the second digital filter 108 is configured to filter the second noise-shaped digital output y (21) 118 with the noise-shaping transfer function (NTF 1 ) of the first quantization stage 102 to generate a second stage digital output (y 22 ) 120 with second order noise-shaping characteristics.
- the combination circuit 110 in the illustrated embodiment is an adder circuit that combines the first stage digital output (y 12 ) 120 and the second stage digital output (y 22 ) to generate a digital ADC output signal (Y 0 ) 122 with second order noise shaping characteristics.
- the combination circuit 110 may, for example, be a difference circuit and the quantization signal input 116 to the second quantization stage 104 may be non-inverted.
- FIG. 2 is a signal flow diagram of an example embodiment of an analog-to-digital conversion (ADC) circuit 200 in accordance with embodiments.
- the example ADC circuit 200 includes a noise-shaping SAR quantization stage 202 , an open-loop noise-shaping VCO-based quantization stage 204 , a first digital filter 206 , a second digital filter 208 , a pair of amplifiers 210 , 212 , and a combination circuit 214 .
- the noise-shaping SAR quantization stage 202 receives an analog input signal (X 1 ) 216 , samples the analog input signal 216 to generate a digital signal, and filters the digital signal with a first noise-shaping transfer function (NTF 1 ) to generate a first noise-shaped digital output (y 11 ) 218 .
- the noise-shaping SAR quantization stage 202 is further configured to generate a quantization error signal (q 1 ) 220 based, at least in part, on a comparison of the analog input 228 and the digital output 218 .
- the quantization error signal (q 1 ) 220 is delayed by one clock cycle (z ⁇ 1 ) by delay block 222 and is fed back to the analog input via combination block 224 .
- the noise-shaping transfer function (NTF 1 ) of the SAR quantization stage 202 may be represented by the Z-domain expression (1 ⁇ z ⁇ 1 ).
- An example spectrum of the noise-shaped digital output (y 11 ) 218 is illustrated in the frequency-domain signal diagram shown in FIG. 5 A . As illustrated in FIG. 5 A , the noise-shaped digital output (y 11 ) 218 does not include harmonic distortion, which is typical for a SAR quantization stage 202 having linear noise shaping.
- the SAR quantization stage 202 may, for example, be implemented using a known SAR architecture that includes switched capacitors, digital logic, and comparators, that are configured to high pass filter the comparator noise and quantization error, thereby diminishing the noise in the low frequency band of interest.
- the SAR quantization stage 202 may have a moderate resolution, such as a 6-bit digital output (y 11 ) 218 .
- the SAR quantization stage 202 may, for example, be implemented using the SAR architecture described in U.S. patent application Ser. No. 17/020,219, titled “Method and Circuit for Noise Shaping SAR Analog-to-Digital Converter,” the entirety of which is incorporated herein by reference.
- the SAR quantization is depicted by SAR block 226 and the quantization error (q 1 ) that is inherent to the SAR quantization process is depicted as an input to block 226 (i.e., quantization error (q 1 ) is not an actual physical input to quantization block 226 ).
- the illustrated signal flow diagram 200 depicts the comparison of the analog input 228 and the digital output 216 to generate quantization error signal (q 1 ) 220 using comparison block 230 .
- the quantization error (q 1 ) is available at the end of the conversion cycle, i.e., the quantization error signal (q 1 ) 220 may be determined based on a residue voltage produced by the SAR quantizer 226 during generation of the noise-shaped digital output 218 , and thus the quantization error signal (q 1 ) 220 may be generated without the need for additional hardware (such as a difference circuit.)
- An inverse of the quantization error signal (q 1 ) 220 may be amplified by amplifier 210 , which provides an analog inter-stage gain (G A ), and the amplified quantization error signal ( ⁇ q 1 ⁇ G A ) is input to the open-loop noise-shaping VCO-based quantization stage 204 .
- the signal flow diagram of the open-loop noise-shaping VCO-based quantization stage 204 includes a voltage controlled oscillator (VCO) block 232 , a quantizer block 234 , and a first order difference block 236 .
- VCO voltage controlled oscillator
- the VCO block 232 may, for example, be implemented using a multi-phase ring oscillator that is frequency modulated using the amplified quantization error signal ( ⁇ q 1 ⁇ G A ) input as a tuning voltage.
- the VCO 232 may be modelled as an integrator that converts the input signal from the voltage domain to the phase domain and has a non-linear voltage-to-frequency tuning curve, which can be expressed as the equation k vco /s, where k vco is the VCO voltage-to-frequency tuning gain and “1/s” represents the Laplace transform of the integrator.
- the impact of VCO non-linearity is mitigated, however, because the amplified quantization error signal ( ⁇ q 1 ⁇ G A ) input is small and mostly random in nature.
- the quantizer 234 provides a quantized estimate of the input amplified quantization error signal ( ⁇ q 1 ⁇ G A ), for example by using a set of registers to count the number of oscillator edges generated by the VCO block 232 within each period of an input clock signal (CLK) 240 .
- the quantizer 234 is modelled as a sampler that adds quantization error (q 2 ) 238 .
- quantization error (q 2 ) 238 is an inherent property of the quantizer 234 , although depicted as an input to the quantizer 234 for illustrative purposes (i.e., the quantization error (q 2 ) 238 is not an actual physical input to the quantizer 234 ).
- the first order difference block 236 may, for example, include a logic circuit that filters the output of the quantizer 234 with a noise-shaping transfer function (NTF 2 ) to generate a second noise-shaped digital output (y 21 ).
- the noise-shaped digital output (y 21 ) 244 from the VCO-based quantization stage 204 is filtered by the second digital filter 208 with the noise-shaping transfer function (NTF 1 ) of the SAR quantization stage 202 to generate a second stage digital output (y 22 ) 246 with second order noise-shaping characteristics.
- An example spectrum of the second state digital output (y 22 ) 246 is illustrated in the frequency-domain signal diagram shown in FIG. 5 B .
- the second state digital output (y 22 ) 246 does not include harmonic distortion, which is because the input to the VCO-based quantization stage 204 is the quantization error (q 1 ) from the SAR-based quantization stage 202 (and not the analog input signal (X 1 )).
- the skilled artisan will recognize that the lack of harmonic distortion in the output of the VCO-based quantization stage 204 is advantageous because a VCO-based quantizer often produces harmonic distortion.
- the noise-shaped digital output (y 11 ) 218 from the SAR quantization stage 202 is filtered by the first digital filter 206 with a signal transfer function (STF 2 ) of the VCO-based quantization stage 204 in order match the filtering functions seen by the first stage quantization error (q 1 ) as it traverses both y 21 and y 22 paths.
- the digital output (y 23 ) 250 of the digital amplifier 212 may thus be expressed by the equation,
- the combination circuit 214 in the illustrated embodiment is an adder circuit that combines the first stage digital output (y 12 ) 248 and the second stage digital output (y 23 ) 250 to generate a digital ADC output signal (Y 0 ) 252 with second order noise shaping characteristics.
- the digital ADC output signal (Y 0 ) 252 may be expressed by the equation,
- Y 0 X 1 ⁇ STF 2 + q 2 G D ⁇ ( 1 - z - 1 ) 2 .
- the combination circuit 214 may, for example, be a subtraction circuit and the quantization signal input to the analog amplifier 210 may be non-inverted.
- FIG. 5 C An example spectrum of the digital ADC output signal (Y 0 ) 252 is illustrated in the frequency-domain signal diagram shown in FIG. 5 C .
- the digital ADC output signal (Y 0 ) 252 does not include harmonic distortion and has an increased slope compared to FIGS. 5 A and 5 B .
- the digital ADC output signal (Y 0 ) 252 has a slope of 40 dB/dec and a SNDR of approximately 75 bB.
- FIG. 5 C is an example of an output signal 500 from a typical VCO-based ADC.
- the output from a typical VCO-based ADC includes harmonic distortion at reference 502 , which is absent from the digital ADC output signal (Y 0 ) 252 .
- FIG. 3 is a signal flow diagram of another example embodiment of an analog-to-digital circuit 300 in accordance with embodiments.
- the example ADC circuit 300 includes a noise-shaping SAR quantization stage 302 with a digital up-sampler 303 at the output, an open-loop noise-shaping VCO-based quantization stage 304 , a first digital filter 306 , a second digital filter 308 , a pair of amplifiers 310 , 312 , and a combination circuit 314 .
- the noise-shaping SAR quantization stage 302 receives an analog input signal (X 1 ) 316 , samples the analog input signal 316 to generate a digital signal, and filters the digital signal with a first noise-shaping transfer function (NTF 1 ) to generate a first noise-shaped digital output (y 11 ) 318 .
- the sampling rate of the noise-shaped output (y 11 ) 318 is then increased by a factor “m” with the digital up-sampler 303 .
- the value of “m” may, for example, be selected as a ratio of the quantization clock signals (F clk2 /F clk1 ), as detailed below.
- the noise-shaping SAR quantization stage 302 is further configured to generate a quantization error signal (q 1 ) 320 based, at least in part, on a comparison of the analog input 328 and the digital output 318 .
- the quantization error signal (q 1 ) 320 is delayed by one clock cycle (z ⁇ 1 ) by delay block 322 and is fed back to the analog input via combination block 324 .
- the noise-shaping transfer function (NTF 1 ) of the SAR quantization stage 302 may be represented by the Z-domain expression (1 ⁇ z ⁇ 1 ).
- the SAR quantization stage 302 may, for example, be implemented using a known SAR architecture that includes switched capacitors, digital logic, and comparators, that are configured to high pass filter the comparator noise and quantization error, thereby diminishing the noise in the low frequency band of interest.
- the SAR quantization stage 302 in this embodiment 300 may, for example, have a reduced resolution, such as a 4 or 5 bit digital output (y 11 ) 318 in order to enable a faster sampling rate.
- the SAR quantization is depicted by SAR block 326 and the quantization error (q 1 ) that is inherent to the SAR quantization process is depicted as an input to block 326 (i.e., quantization error (q 1 ) is not an actual physical input to quantization block 326 ).
- the illustrated signal flow diagram 300 depicts the comparison of the analog input 328 and the digital output 316 to generate quantization error signal (q 1 ) 320 using comparison block 330 .
- the quantization error (q 1 ) is available at the end of the conversion cycle, i.e., the quantization error signal (q 1 ) 320 may be determined based on a residue voltage produced by the SAR quantizer 326 during generation of the noise-shaped digital output 318 , and thus the quantization error signal (q 1 ) 320 may be generated without the need for additional hardware (such as a difference circuit.)
- An inverse of the quantization error signal (q 1 ) 320 may be amplified by amplifier 310 , which provides an analog inter-stage gain (G A ), and the amplified quantization error signal ( ⁇ q 1 ⁇ G A ) is input to the open-loop noise-shaping VCO-based quantization stage 304 .
- the signal flow diagram of the open-loop noise-shaping VCO-based quantization stage 304 includes a voltage controlled oscillator (VCO) block 332 , a quantizer block 334 , and a first order difference block 336 .
- the VCO block 332 may, for example, be implemented using a multi-phase ring oscillator that is frequency modulated using the amplified quantization error signal ( ⁇ q 1 ⁇ G A ) input as a tuning voltage.
- the quantizer 334 provides a quantized estimate of the input amplified quantization error signal ( ⁇ q 1 ⁇ G A ), for example, by using a set of registers to count the number of oscillator edges generated by the VCO block 332 within each period of an input clock signal (F CLK2 ) 340 .
- input clock signal (F CLK2 ) 340 has a higher frequency than the input clock signal (Fclk1) 341 for the SAR quantization stage 302 , causing the VCO-based quantization stage 304 to run at a higher sampling rate than the SAR quantization stage 302 .
- This may, for example, take advantage of the ability to run the VCO-based quantization stage 304 at a faster rate due to its open-loop architecture and mainly digital operation.
- the quantizer 334 is modelled as a sampler that adds quantization error (q 2 ) 338 . It should be understood, however, that quantization error (q 2 ) 338 is an inherent property of the quantizer 334 , although depicted as an input to the quantizer 334 for illustrative purposes (i.e., the quantization error (q 2 ) 338 is not an actual physical input to the quantizer 334 ).
- the first order difference block 336 may, for example, include a logic circuit that filters the output of the quantizer 334 with a second a noise-shaping transfer function (NTF 2 ) to generate a second noise-shaped digital output (y 21 ).
- the second noise-shaping transfer function (NTF 2 ) in this embodiment 300 may be expressed as (1 ⁇ z ⁇ /m ), where m is the ratio (F CLK2 /F CLK1 ) of the SAR and VCO input clocks 340 , 341 .
- the noise-shaped digital output (y 21 ) 344 from the VCO-based quantization stage 304 is filtered by the second digital filter 308 with the noise-shaping transfer function (NTF 1 ) of the SAR quantization stage 302 to generate a second stage digital output (y 22 ) 346 with second order noise-shaping characteristics.
- the up-sampled digital output from the SAR quantization stage 302 is filtered by the first digital filter 306 with a signal transfer function (STF 2 ) of the VCO-based quantization stage 304 in order match the filtering functions seen by the first stage quantization error (q 1 ) as it traverses both y 21 and y 22 paths such that the first stage quantization error will be cancelled and eliminated from the final output Y 0 .
- the digital output (y 23 ) 350 of the digital amplifier 312 may thus be expressed by the equation,
- the combination circuit 314 in the illustrated embodiment is an adder circuit that combines the first stage digital output (y 12 ) 348 and the second stage digital output (y 23 ) 350 to generate a digital ADC output signal (Y 0 ) 352 with second order noise shaping characteristics.
- the digital ADC output signal (Y 0 ) 352 may be expressed by the equation,
- Y 0 X 1 ⁇ STF 2 + q 2 G D ⁇ ( 1 - z - 1 ) ⁇ ( 1 - z - 1 / m ) .
- the combination circuit 314 may, for example, be a subtraction circuit and the quantization signal input to the analog amplifier 310 may be non-inverted.
- FIG. 4 is a flow diagram of an example analog-to-digital conversion method 400 in accordance with embodiments. While systems for implementing the method of FIG. 4 may take a variety of forms, the method is described with reference to previous examples herein for ease of understanding.
- an analog input signal ( 112 , 216 , 316 ) is received at a first quantization stage ( 102 , 202 , 302 ), and the analog input signal is sampled to generate a first digital signal, and a quantization error signal ( 116 , 220 , 320 ) is generated based on a comparison of the analog input signal and the first noise-shaped digital output.
- the first digital signal is filtered with a first noise-shaping transfer function to generate a first noise-shaped digital output ( 114 , 218 , 318 ).
- the quantization error signal ( 116 , 220 , 320 ) is received at a voltage controlled oscillator (VCO)-based second quantization stage ( 104 , 204 , 304 ) at 406 , and the quantization error signal is sampled to generate a second digital signal.
- the second digital signal is filtered with a second noise-shaping transfer function to generate a second noise-shaped digital output ( 118 , 244 , 344 ).
- the first noise-shaped digital output ( 114 , 218 , 318 ) is filtered ( 106 , 206 , 306 ) with an equivalent signal transfer function of the VCO-based second quantization stage ( 104 , 204 , 304 ) to enable the cancellation of the first stage quantization error from the final output Y 0 . and generate a first stage digital output ( 120 , 248 , 348 ).
- the second noise-shaped digital output ( 118 , 244 , 344 ) is filtered ) 108 , 208 , 308 ) with the first noise-shaping transfer function to generate a second stage digital output ( 120 , 246 , 346 ) with second order noise-shaping characteristics.
- the first stage digital output ( 120 , 248 , 348 ) and the second stage digital output ( 120 , 246 , 346 ) are combined at 414 to generate a digital ADC output signal ( 122 , 252 , 352 ) with second order noise shaping characteristics.
- the disclosed ADC circuit embodiments provide second order noise shaping, as detailed above.
- embodiments of the disclosure are amenable to implementation in deep nano-scale technology (e.g., N3, N2) at low core supply voltage.
- embodiments of the disclosed SAR quantization stage work well at low supply voltage, and the disclosed VCO-based quantization stage processes the analog input in the time domain instead of the voltage domain, and thus may operate at low supply voltage in advance process technologies.
- embodiments of the disclosed ADC circuits allow for SAR decision errors to be absorbed by the VCO-based quantizer stage because the quantization error (q 1 ) from the SAR quantizer stage is not too large to cause VCO phase overflow.
- this may relax SAR comparator and DAC settling specifications, and eliminate a need for redundant capacitors and/or other correction techniques.
- embodiments of the disclosure may significantly mitigate the impact of VCO tuning gain non-linearity, which mitigates any harmonic distortion that would otherwise be present.
- embodiments of the disclosed ADC circuits may operate in a pipelined fashion to increase conversion throughput because the VCO-based quantization stage does not need to be stopped between conversions.
- ADC analog-to-digital conversion
- a first quantization stage configured to receive an analog input signal and sample the analog input signal to generate a first digital signal
- the first quantization stage further configured to filter the first digital signal with a first noise-shaping transfer function to generate a first noise-shaped digital output and to generate a quantization error signal based on a comparison of the analog input signal and the first noise-shaped digital output.
- a voltage controlled oscillator (VCO)-based second quantization stage is configured to receive the quantization error signal and sample the quantization error signal to generate a second digital signal, the VCO-based second quantization stage further configured to filter the second digital signal with a second noise-shaping transfer function to generate a second noise-shaped digital output.
- VCO voltage controlled oscillator
- a first digital filter is configured to filter the first noise-shaped digital output with an equivalent signal transfer function of the VCO-based second quantization stage to generate a first stage digital output
- a second digital filter is configured to filter the second noise-shaped digital output with the first noise-shaping transfer function to generate a second stage digital output with second order noise-shaping characteristics
- a combination circuit is configured to combine the first stage digital output and the second stage digital output to generate a digital ADC output signal with second order noise shaping characteristics.
- an analog-to-digital conversion (ADC) circuit includes a first quantization stage configured to receive an analog input signal and sample the analog input signal based on a first input clock signal to generate a first digital signal, the first quantization stage further configured to filter the first digital signal with a first noise-shaping transfer function to generate a first noise-shaped digital output and to generate a quantization error signal based on a comparison of the analog input signal and the first noise-shaped digital output.
- ADC analog-to-digital conversion
- a voltage controlled oscillator (VCO)-based second quantization stage is configured to receive the quantization error signal and sample the quantization error signal based on a second input clock signal to generate a second digital signal, wherein the second input clock signal has a higher frequency than the first input clock frequency, the VCO-based second quantization stage being further configured to filter the second digital signal with a second noise-shaping transfer function to generate a second noise-shaped digital output.
- a digital up-sampler is configured to increase a sampling rate of the first noise-shaped digital output to generate an up-sampled digital output.
- a first digital filter is configured to filter the up-sampled digital output with an equivalent signal transfer function of the VCO-based second quantization stage to generate a first stage digital output
- a second digital filter is configured to filter the second noise-shaped digital output with the first noise-shaping transfer function to generate a second stage digital output with second order noise-shaping characteristics
- a combination circuit is configured to combine the first stage digital output and the second stage digital output to generate a digital ADC output signal with second order noise shaping characteristics.
- an analog-to-digital conversion (ADC) method includes receiving an analog input signal at a first quantization stage, and sampling the analog input signal to generate a first digital signal.
- a quantization error signal is generated at the first quantization stage based on a comparison of the analog input signal and the first noise-shaped digital output.
- the first digital signal is filtered with a first noise-shaping transfer function to generate a first noise-shaped digital output.
- the quantization error signal is received at a voltage controlled oscillator (VCO)-based second quantization stage, and sampling the quantization error signal to generate a second digital signal, the second digital signal is filtered with a second noise-shaping transfer function to generate a second noise-shaped digital output.
- VCO voltage controlled oscillator
- the first noise-shaped digital output is filtered with an equivalent signal transfer function of the VCO-based second quantization stage to generate a first stage digital output.
- the second noise-shaped digital output is filtered with the first noise-shaping transfer function to generate a second stage digital output with second order noise-shaping characteristics, and the first stage digital output and the second stage digital output are combined to generate a digital ADC output signal with second order noise shaping characteristics.
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Analogue/Digital Conversion (AREA)
Abstract
Systems and methods are provided for analog-to-digital conversion (ADC). A first quantization stage may be configured to receive an analog input signal and sample the analog input signal to generate a first digital signal, the first quantization stage may be further configured to filter the first digital signal with a first noise-shaping transfer function to generate a first noise-shaped digital output and to generate a quantization error signal based on a comparison of the analog input signal and the first noise-shaped digital output. A voltage controlled oscillator (VCO)-based second quantization stage may be configured to receive the quantization error signal and sample the quantization error signal to generate a second digital signal, the VCO-based second quantization stage may be further configured to filter the second digital signal with a second noise-shaping transfer function to generate a second noise-shaped digital output. A first digital filter may be configured to filter the first noise-shaped digital output with an equivalent signal transfer function of the VCO-based second quantization stage to generate a first stage digital output. A second digital filter may be configured to filter the second noise-shaped digital output with the first noise-shaping transfer function to generate a second stage digital output with second order noise-shaping characteristics A combination circuit may combine the first stage digital output and the second stage digital output to generate a digital ADC output signal with second order noise shaping characteristics.
Description
- This application is a continuation of U.S. patent application Ser. No. 17/718,467, filed Apr. 12, 2022, which claims priority to U.S. Provisional Application No. 63/281,790, filed Nov. 22, 2021, each of which is incorporated herein by reference in their entirety.
- The technology described in this patent document relates generally to analog to digital converters.
- An analog-to-digital converter (ADC) is usable to convert analog signals to digital signals. An ADC structure typically includes one or more quantizers, which map a continuous analog signal to discrete digital representations using a quantization process such as rounding or truncation. The quantization process typically introduces an error, commonly referred to as quantization error, that results from mapping a continuous input signal to a finite set of discrete quantization levels. Voltage controlled oscillator (VCO)-based quantizers are known to reduce quantization error because a VCO has inherent first order noise shaping of its quantization error. A VCO, however, typically suffers from voltage-to-frequency tuning curve (i.e., VCO tuning gain) non-linearity, which may limit the signal-to-(noise+distortion) ratio (SNDR) of a typical VCO-based quantizer.
- Aspects of the present disclosure are best understood from the following detailed description when read with the accompanying figures.
-
FIG. 1 is a block diagram of an example analog-to-digital conversion circuit in accordance with embodiments. -
FIG. 2 is a signal flow diagram of an example embodiment of an analog-to-digital circuit in accordance with embodiments. -
FIG. 3 is a signal flow diagram of another example embodiment of an analog-to-digital circuit in accordance with embodiments. -
FIG. 4 is a flow diagram of an example analog-to-digital conversion method in accordance with embodiments. -
FIGS. 5A-5C are signal diagrams showing an example frequency-domain operation of the analog-to-digital circuit shown inFIG. 2 . - The following disclosure provides many different embodiments, or examples, for implementing different features of the provided subject matter. Specific examples of components and arrangements are described below to simplify the present disclosure. These are, of course, merely examples and are not intended to be limiting. For example, the formation of a first feature over or on a second feature in the description that follows may include embodiments in which the first and second features are formed in direct contact, and may also include embodiments in which additional features may be formed between the first and second features, such that the first and second features may not be in direct contact. In addition, the present disclosure may repeat reference numerals and/or letters in some various examples. This repetition is for the purpose of simplicity and clarity and does not in itself dictate a relationship between some various embodiments and/or configurations discussed.
-
FIG. 1 is a block diagram of an example analog-to-digital conversion (ADC)circuit 100 with second order noise shaping in accordance with embodiments. Theexample ADC circuit 100 includes afirst quantization stage 102, asecond quantization stage 104, a firstdigital filter 106, a seconddigital filter 108, and acombination circuit 110. - The
first quantization stage 102 is configured to receive an analog input signal (X1) 112, sample theanalog input signal 112 to generate a digital signal, and filter the digital signal with a first noise-shaping transfer function (NTF1) to generate a first noise-shaped digital output (y11) 114. Thefirst quantization stage 102 is further configured to generate a quantization error signal (q1) based, at least in part, on a comparison of theanalog input signal 112 and thedigital output 114. In embodiments, thefirst quantization stage 102 may include a successive approximation register (SAR) quantizer that utilizes the quantization error signal (q1) in a feedback loop to theanalog input signal 112, for example as described below with reference to the example shown inFIG. 2 . A SAR-based first quantization stage may, for example, determine the quantization error signal (q1) based on a residue voltage produced by the SAR quantizer during generation of the first noise-shaped digital output, and may shape the quantization error signal (q1) using a loop filter to achieve predetermined noise-shaping characteristics having a noise-shaping transfer function (NTF1). - The
second quantization stage 104 may be a voltage controlled oscillator (VCO)-based quantization stage that is configured to receive an inversion of the quantization error signal (−q1) 116 and sample the inverted quantization error signal (−q1) to generate a second digital signal. The VCO-basedsecond quantization stage 104 may be further configured to filter the second digital signal with a second noise-shaping transfer function (NTF2) to generate a second noise-shaped digital output (y21) 118. In embodiments, the VCO-basedquantization stage 104 may include an open-loop quantizer configuration (i.e., without a feedback loop) in which the noise-shaping transfer function (NTF2) approximates a first-order difference operation, for example as described below with reference to the example shown inFIG. 2 . - The first
digital filter 106 is configured to filter the first noise-shaped digital output (y11) 114 with a signal transfer function (STF2) of thesecond quantization stage 104 in order to match the filtering function seen by the first stage quantization error contained in both y21 and y22 paths. The seconddigital filter 108 is configured to filter the second noise-shapeddigital output y (21) 118 with the noise-shaping transfer function (NTF1) of thefirst quantization stage 102 to generate a second stage digital output (y22) 120 with second order noise-shaping characteristics. Thecombination circuit 110 in the illustrated embodiment is an adder circuit that combines the first stage digital output (y12) 120 and the second stage digital output (y22) to generate a digital ADC output signal (Y0) 122 with second order noise shaping characteristics. In other embodiments, thecombination circuit 110 may, for example, be a difference circuit and thequantization signal input 116 to thesecond quantization stage 104 may be non-inverted. -
FIG. 2 is a signal flow diagram of an example embodiment of an analog-to-digital conversion (ADC)circuit 200 in accordance with embodiments. Theexample ADC circuit 200 includes a noise-shapingSAR quantization stage 202, an open-loop noise-shaping VCO-basedquantization stage 204, a firstdigital filter 206, a seconddigital filter 208, a pair ofamplifiers combination circuit 214. - The noise-shaping
SAR quantization stage 202 receives an analog input signal (X1) 216, samples theanalog input signal 216 to generate a digital signal, and filters the digital signal with a first noise-shaping transfer function (NTF1) to generate a first noise-shaped digital output (y11) 218. The noise-shapingSAR quantization stage 202 is further configured to generate a quantization error signal (q1) 220 based, at least in part, on a comparison of theanalog input 228 and thedigital output 218. The quantization error signal (q1) 220 is delayed by one clock cycle (z−1) bydelay block 222 and is fed back to the analog input viacombination block 224. - The noise-shaping transfer function (NTF1) of the
SAR quantization stage 202 may be represented by the Z-domain expression (1−z−1). The noise-shaped digital output (y11) 218 may then be represented by the equation, y11=X1+q1(1−z−1). An example spectrum of the noise-shaped digital output (y11) 218 is illustrated in the frequency-domain signal diagram shown inFIG. 5A . As illustrated inFIG. 5A , the noise-shaped digital output (y11) 218 does not include harmonic distortion, which is typical for aSAR quantization stage 202 having linear noise shaping. - The
SAR quantization stage 202 may, for example, be implemented using a known SAR architecture that includes switched capacitors, digital logic, and comparators, that are configured to high pass filter the comparator noise and quantization error, thereby diminishing the noise in the low frequency band of interest. In embodiments, theSAR quantization stage 202 may have a moderate resolution, such as a 6-bit digital output (y11) 218. In one embodiment, theSAR quantization stage 202 may, for example, be implemented using the SAR architecture described in U.S. patent application Ser. No. 17/020,219, titled “Method and Circuit for Noise Shaping SAR Analog-to-Digital Converter,” the entirety of which is incorporated herein by reference. In the illustrated signal flow diagram 200, the SAR quantization is depicted bySAR block 226 and the quantization error (q1) that is inherent to the SAR quantization process is depicted as an input to block 226 (i.e., quantization error (q1) is not an actual physical input to quantization block 226). In addition, the illustrated signal flow diagram 200 depicts the comparison of theanalog input 228 and thedigital output 216 to generate quantization error signal (q1) 220 usingcomparison block 230. It should be understood, however, that in a SAR architecture the quantization error (q1) is available at the end of the conversion cycle, i.e., the quantization error signal (q1) 220 may be determined based on a residue voltage produced by theSAR quantizer 226 during generation of the noise-shapeddigital output 218, and thus the quantization error signal (q1) 220 may be generated without the need for additional hardware (such as a difference circuit.) - An inverse of the quantization error signal (q1) 220 may be amplified by
amplifier 210, which provides an analog inter-stage gain (GA), and the amplified quantization error signal (−q1·GA) is input to the open-loop noise-shaping VCO-basedquantization stage 204. The signal flow diagram of the open-loop noise-shaping VCO-basedquantization stage 204 includes a voltage controlled oscillator (VCO)block 232, aquantizer block 234, and a firstorder difference block 236. TheVCO block 232 may, for example, be implemented using a multi-phase ring oscillator that is frequency modulated using the amplified quantization error signal (−q1·GA) input as a tuning voltage. As depicted in the signal flow diagram atreference 242, theVCO 232 may be modelled as an integrator that converts the input signal from the voltage domain to the phase domain and has a non-linear voltage-to-frequency tuning curve, which can be expressed as the equation kvco/s, where kvco is the VCO voltage-to-frequency tuning gain and “1/s” represents the Laplace transform of the integrator. The impact of VCO non-linearity is mitigated, however, because the amplified quantization error signal (−q1·GA) input is small and mostly random in nature. - The
quantizer 234 provides a quantized estimate of the input amplified quantization error signal (−q1·GA), for example by using a set of registers to count the number of oscillator edges generated by the VCO block 232 within each period of an input clock signal (CLK) 240. In the illustrated signal flow diagram 200, thequantizer 234 is modelled as a sampler that adds quantization error (q2) 238. It should be understood that quantization error (q2) 238 is an inherent property of thequantizer 234, although depicted as an input to thequantizer 234 for illustrative purposes (i.e., the quantization error (q2) 238 is not an actual physical input to the quantizer 234). - The first
order difference block 236 may, for example, include a logic circuit that filters the output of thequantizer 234 with a noise-shaping transfer function (NTF2) to generate a second noise-shaped digital output (y21). The second noise-shaping transfer function (NTF2) may be expressed as (1−z−1), and the noise-shaped digital output (y21) 244 from the VCO-basedquantization stage 204 may be expressed as the equation, y21=−q1·GA·2NTclkkvco−z−1+(1−z−1)q2, where q1 is the quantization error of theSAR quantization stage 202, GA is the gain applied byamplifier 210, N is the number of phases in thering VCO 232, Tclk is the sampling clock (CLK) 240 time period, kvco is the VCO voltage-to-frequency tuning gain, and q2 is the quantization error of the VCO-basedquantization stage 204. - The noise-shaped digital output (y21) 244 from the VCO-based
quantization stage 204 is filtered by the seconddigital filter 208 with the noise-shaping transfer function (NTF1) of theSAR quantization stage 202 to generate a second stage digital output (y22) 246 with second order noise-shaping characteristics. The second stage digital output (y22) 246 may thus be expressed as the equation, y22=−q1·GA·2NTclkkvco·z−1(1−z−1)+(1−z−1)2q2. An example spectrum of the second state digital output (y22) 246 is illustrated in the frequency-domain signal diagram shown inFIG. 5B . As illustrated inFIG. 5B , the second state digital output (y22) 246 does not include harmonic distortion, which is because the input to the VCO-basedquantization stage 204 is the quantization error (q1) from the SAR-based quantization stage 202 (and not the analog input signal (X1)). The skilled artisan will recognize that the lack of harmonic distortion in the output of the VCO-basedquantization stage 204 is advantageous because a VCO-based quantizer often produces harmonic distortion. - In addition, the noise-shaped digital output (y11) 218 from the
SAR quantization stage 202 is filtered by the firstdigital filter 206 with a signal transfer function (STF2) of the VCO-basedquantization stage 204 in order match the filtering functions seen by the first stage quantization error (q1) as it traverses both y21 and y22 paths. The first stage digital output (y12) 248 may be expressed as the equation, y12=STF2[X1+q1(1−z−1)2]. - The second stage digital output (y22) 246 is scaled by the
amplifier 212, which may for example apply a digital gain of 1/GD, where GD=GA, such that thedigital amplifier 212 removes the gain (GA) applied to the input signal by theanalog amplifier 210. The digital output (y23) 250 of thedigital amplifier 212 may thus be expressed by the equation, -
- The
combination circuit 214 in the illustrated embodiment is an adder circuit that combines the first stage digital output (y12) 248 and the second stage digital output (y23) 250 to generate a digital ADC output signal (Y0) 252 with second order noise shaping characteristics. The digital ADC output signal (Y0) 252 may be expressed by the equation, -
- In other embodiments, the
combination circuit 214 may, for example, be a subtraction circuit and the quantization signal input to theanalog amplifier 210 may be non-inverted. - An example spectrum of the digital ADC output signal (Y0) 252 is illustrated in the frequency-domain signal diagram shown in
FIG. 5C . As illustrated inFIG. 5C , the digital ADC output signal (Y0) 252 does not include harmonic distortion and has an increased slope compared toFIGS. 5A and 5B . For instance, in the embodiment illustrated inFIG. 5C , the digital ADC output signal (Y0) 252 has a slope of 40 dB/dec and a SNDR of approximately 75 bB. Also illustrated inFIG. 5C is an example of anoutput signal 500 from a typical VCO-based ADC. As illustrated, the output from a typical VCO-based ADC includes harmonic distortion atreference 502, which is absent from the digital ADC output signal (Y0) 252. -
FIG. 3 is a signal flow diagram of another example embodiment of an analog-to-digital circuit 300 in accordance with embodiments. Theexample ADC circuit 300 includes a noise-shapingSAR quantization stage 302 with a digital up-sampler 303 at the output, an open-loop noise-shaping VCO-basedquantization stage 304, a firstdigital filter 306, a seconddigital filter 308, a pair ofamplifiers combination circuit 314. - The noise-shaping
SAR quantization stage 302 receives an analog input signal (X1) 316, samples theanalog input signal 316 to generate a digital signal, and filters the digital signal with a first noise-shaping transfer function (NTF1) to generate a first noise-shaped digital output (y11) 318. The sampling rate of the noise-shaped output (y11) 318 is then increased by a factor “m” with the digital up-sampler 303. The value of “m” may, for example, be selected as a ratio of the quantization clock signals (Fclk2/Fclk1), as detailed below. The noise-shapingSAR quantization stage 302 is further configured to generate a quantization error signal (q1) 320 based, at least in part, on a comparison of theanalog input 328 and thedigital output 318. The quantization error signal (q1) 320 is delayed by one clock cycle (z−1) bydelay block 322 and is fed back to the analog input viacombination block 324. - The noise-shaping transfer function (NTF1) of the
SAR quantization stage 302 may be represented by the Z-domain expression (1−z−1). The noise-shaped digital output (y11) 318 may then be represented by the equation, y11=X1+q1(1−z−1). - The
SAR quantization stage 302 may, for example, be implemented using a known SAR architecture that includes switched capacitors, digital logic, and comparators, that are configured to high pass filter the comparator noise and quantization error, thereby diminishing the noise in the low frequency band of interest. TheSAR quantization stage 302 in thisembodiment 300 may, for example, have a reduced resolution, such as a 4 or 5 bit digital output (y11) 318 in order to enable a faster sampling rate. - In the illustrated signal flow diagram 300, the SAR quantization is depicted by
SAR block 326 and the quantization error (q1) that is inherent to the SAR quantization process is depicted as an input to block 326 (i.e., quantization error (q1) is not an actual physical input to quantization block 326). In addition, the illustrated signal flow diagram 300 depicts the comparison of theanalog input 328 and thedigital output 316 to generate quantization error signal (q1) 320 usingcomparison block 330. It should be understood, however, that in a SAR architecture the quantization error (q1) is available at the end of the conversion cycle, i.e., the quantization error signal (q1) 320 may be determined based on a residue voltage produced by the SAR quantizer 326 during generation of the noise-shapeddigital output 318, and thus the quantization error signal (q1) 320 may be generated without the need for additional hardware (such as a difference circuit.) - An inverse of the quantization error signal (q1) 320 may be amplified by
amplifier 310, which provides an analog inter-stage gain (GA), and the amplified quantization error signal (−q1·GA) is input to the open-loop noise-shaping VCO-basedquantization stage 304. The signal flow diagram of the open-loop noise-shaping VCO-basedquantization stage 304 includes a voltage controlled oscillator (VCO) block 332, aquantizer block 334, and a firstorder difference block 336. TheVCO block 332 may, for example, be implemented using a multi-phase ring oscillator that is frequency modulated using the amplified quantization error signal (−q1·GA) input as a tuning voltage. - The
quantizer 334 provides a quantized estimate of the input amplified quantization error signal (−q1·GA), for example, by using a set of registers to count the number of oscillator edges generated by the VCO block 332 within each period of an input clock signal (FCLK2) 340. In thisembodiment 300, input clock signal (FCLK2) 340 has a higher frequency than the input clock signal (Fclk1) 341 for theSAR quantization stage 302, causing the VCO-basedquantization stage 304 to run at a higher sampling rate than theSAR quantization stage 302. This may, for example, take advantage of the ability to run the VCO-basedquantization stage 304 at a faster rate due to its open-loop architecture and mainly digital operation. - In the illustrated signal flow diagram 300, the
quantizer 334 is modelled as a sampler that adds quantization error (q2) 338. It should be understood, however, that quantization error (q2) 338 is an inherent property of thequantizer 334, although depicted as an input to thequantizer 334 for illustrative purposes (i.e., the quantization error (q2) 338 is not an actual physical input to the quantizer 334). - The first
order difference block 336 may, for example, include a logic circuit that filters the output of thequantizer 334 with a second a noise-shaping transfer function (NTF2) to generate a second noise-shaped digital output (y21). The second noise-shaping transfer function (NTF2) in thisembodiment 300 may be expressed as (1−z−/m), where m is the ratio (FCLK2/FCLK1) of the SAR and VCO input clocks 340, 341. The noise-shaped digital output (y21) 344 from the VCO-basedquantization stage 304 may therefore be expressed as the equation, y21=−q1·GA·2NTclkkvco·z−1+(1−z−1/m)q2. - The noise-shaped digital output (y21) 344 from the VCO-based
quantization stage 304 is filtered by the seconddigital filter 308 with the noise-shaping transfer function (NTF1) of theSAR quantization stage 302 to generate a second stage digital output (y22) 346 with second order noise-shaping characteristics. The second stage digital output (y22) 346 may thus be expressed as the equation, y22=−q1·GA·2NTclkkvco·z−1(1−z−1)+(1−z−1)(1−z−1/m)q2. In addition, the up-sampled digital output from theSAR quantization stage 302 is filtered by the firstdigital filter 306 with a signal transfer function (STF2) of the VCO-basedquantization stage 304 in order match the filtering functions seen by the first stage quantization error (q1) as it traverses both y21 and y22 paths such that the first stage quantization error will be cancelled and eliminated from the final output Y0. The first stage digital output (y12) 348 may be expressed as the equation, Y12=STF2[X1+q1(1−z−1)2]. - The second stage digital output (y22) 346 is scaled by the
amplifier 312, which may for example apply a digital gain of 1/GD, where GD=GA, such that thedigital amplifier 312 removes the gain (GA) applied to the input signal by theanalog amplifier 310. The digital output (y23) 350 of thedigital amplifier 312 may thus be expressed by the equation, -
- The
combination circuit 314 in the illustrated embodiment is an adder circuit that combines the first stage digital output (y12) 348 and the second stage digital output (y23) 350 to generate a digital ADC output signal (Y0) 352 with second order noise shaping characteristics. The digital ADC output signal (Y0) 352 may be expressed by the equation, -
- In other embodiments, the
combination circuit 314 may, for example, be a subtraction circuit and the quantization signal input to theanalog amplifier 310 may be non-inverted. -
FIG. 4 is a flow diagram of an example analog-to-digital conversion method 400 in accordance with embodiments. While systems for implementing the method ofFIG. 4 may take a variety of forms, the method is described with reference to previous examples herein for ease of understanding. At 402, an analog input signal (112, 216, 316) is received at a first quantization stage (102, 202, 302), and the analog input signal is sampled to generate a first digital signal, and a quantization error signal (116, 220, 320) is generated based on a comparison of the analog input signal and the first noise-shaped digital output. At 404, the first digital signal is filtered with a first noise-shaping transfer function to generate a first noise-shaped digital output (114, 218, 318). - The quantization error signal (116, 220, 320) is received at a voltage controlled oscillator (VCO)-based second quantization stage (104, 204, 304) at 406, and the quantization error signal is sampled to generate a second digital signal. At 408, the second digital signal is filtered with a second noise-shaping transfer function to generate a second noise-shaped digital output (118, 244, 344).
- At 410, the first noise-shaped digital output (114, 218, 318) is filtered (106, 206, 306) with an equivalent signal transfer function of the VCO-based second quantization stage (104, 204, 304) to enable the cancellation of the first stage quantization error from the final output Y0. and generate a first stage digital output (120, 248, 348). At 412, the second noise-shaped digital output (118, 244, 344) is filtered )108, 208, 308) with the first noise-shaping transfer function to generate a second stage digital output (120, 246, 346) with second order noise-shaping characteristics. The first stage digital output (120, 248, 348) and the second stage digital output (120, 246, 346) are combined at 414 to generate a digital ADC output signal (122, 252, 352) with second order noise shaping characteristics.
- The disclosed ADC circuit embodiments provide second order noise shaping, as detailed above. In addition, embodiments of the disclosure are amenable to implementation in deep nano-scale technology (e.g., N3, N2) at low core supply voltage. For example, embodiments of the disclosed SAR quantization stage work well at low supply voltage, and the disclosed VCO-based quantization stage processes the analog input in the time domain instead of the voltage domain, and thus may operate at low supply voltage in advance process technologies. In addition, embodiments of the disclosed ADC circuits allow for SAR decision errors to be absorbed by the VCO-based quantizer stage because the quantization error (q1) from the SAR quantizer stage is not too large to cause VCO phase overflow. In embodiments, this may relax SAR comparator and DAC settling specifications, and eliminate a need for redundant capacitors and/or other correction techniques. In addition, embodiments of the disclosure may significantly mitigate the impact of VCO tuning gain non-linearity, which mitigates any harmonic distortion that would otherwise be present. Further, embodiments of the disclosed ADC circuits may operate in a pipelined fashion to increase conversion throughput because the VCO-based quantization stage does not need to be stopped between conversions.
- Systems and methods as described herein may take a variety of forms. In one example, systems and methods are provided for an analog-to-digital conversion (ADC) circuit that includes a first quantization stage configured to receive an analog input signal and sample the analog input signal to generate a first digital signal, the first quantization stage further configured to filter the first digital signal with a first noise-shaping transfer function to generate a first noise-shaped digital output and to generate a quantization error signal based on a comparison of the analog input signal and the first noise-shaped digital output. A voltage controlled oscillator (VCO)-based second quantization stage is configured to receive the quantization error signal and sample the quantization error signal to generate a second digital signal, the VCO-based second quantization stage further configured to filter the second digital signal with a second noise-shaping transfer function to generate a second noise-shaped digital output. A first digital filter is configured to filter the first noise-shaped digital output with an equivalent signal transfer function of the VCO-based second quantization stage to generate a first stage digital output, a second digital filter is configured to filter the second noise-shaped digital output with the first noise-shaping transfer function to generate a second stage digital output with second order noise-shaping characteristics, and a combination circuit is configured to combine the first stage digital output and the second stage digital output to generate a digital ADC output signal with second order noise shaping characteristics.
- In another example, an analog-to-digital conversion (ADC) circuit includes a first quantization stage configured to receive an analog input signal and sample the analog input signal based on a first input clock signal to generate a first digital signal, the first quantization stage further configured to filter the first digital signal with a first noise-shaping transfer function to generate a first noise-shaped digital output and to generate a quantization error signal based on a comparison of the analog input signal and the first noise-shaped digital output. A voltage controlled oscillator (VCO)-based second quantization stage is configured to receive the quantization error signal and sample the quantization error signal based on a second input clock signal to generate a second digital signal, wherein the second input clock signal has a higher frequency than the first input clock frequency, the VCO-based second quantization stage being further configured to filter the second digital signal with a second noise-shaping transfer function to generate a second noise-shaped digital output. A digital up-sampler is configured to increase a sampling rate of the first noise-shaped digital output to generate an up-sampled digital output. A first digital filter is configured to filter the up-sampled digital output with an equivalent signal transfer function of the VCO-based second quantization stage to generate a first stage digital output, a second digital filter is configured to filter the second noise-shaped digital output with the first noise-shaping transfer function to generate a second stage digital output with second order noise-shaping characteristics, and a combination circuit is configured to combine the first stage digital output and the second stage digital output to generate a digital ADC output signal with second order noise shaping characteristics.
- As a further example, an analog-to-digital conversion (ADC) method includes receiving an analog input signal at a first quantization stage, and sampling the analog input signal to generate a first digital signal. A quantization error signal is generated at the first quantization stage based on a comparison of the analog input signal and the first noise-shaped digital output. The first digital signal is filtered with a first noise-shaping transfer function to generate a first noise-shaped digital output. The quantization error signal is received at a voltage controlled oscillator (VCO)-based second quantization stage, and sampling the quantization error signal to generate a second digital signal, the second digital signal is filtered with a second noise-shaping transfer function to generate a second noise-shaped digital output. The first noise-shaped digital output is filtered with an equivalent signal transfer function of the VCO-based second quantization stage to generate a first stage digital output. The second noise-shaped digital output is filtered with the first noise-shaping transfer function to generate a second stage digital output with second order noise-shaping characteristics, and the first stage digital output and the second stage digital output are combined to generate a digital ADC output signal with second order noise shaping characteristics.
- The foregoing outlines features of several embodiments so that those skilled in the art may better understand the aspects of the present disclosure. Those skilled in the art should appreciate that they may readily use the present disclosure as a basis for designing or modifying other processes and structures for carrying out the same purposes and/or achieving the same advantages of the embodiments introduced herein. Those skilled in the art should also realize that such equivalent constructions do not depart from the spirit and scope of the present disclosure, and that they may make various changes, substitutions, and alterations herein without departing from the spirit and scope of the present disclosure.
Claims (20)
1. A circuit comprising:
a first quantization stage configured to receive a quantization error signal, to sample the quantization error signal, to generate a first digital signal, to filter the first digital signal, and to generate a first noise-shaped digital output; and
a first digital filter configured to filter the first noise-shaped digital output and to generate a first stage digital output.
2. The circuit of claim 1 , wherein the first quantization stage includes an open loop voltage controlled oscillator (VCO)-based quantizer.
3. The circuit of claim 1 , further comprising a second quantization stage configured to receive an analog input signal, to sample the analog input signal, to generate a second digital signal, to filter the second digital signal with a second noise shaping transfer function, to generate a second noise-shaped digital output, and to generate the quantization error signal based on a comparison of the analog input signal and the second noise-shaped digital output, wherein the second quantization stage includes a successive approximation register (SAR) quantizer.
4. The circuit of claim 3 , wherein the quantization error signal is determined based on a residue voltage produced by the SAR quantizer during generation of the second noise-shaped digital output.
5. The circuit of claim 3 , wherein the second quantization stage is configured to filter the second digital signal using a loop filter with the second noise-shaping transfer function.
6. The circuit of claim 3 , further comprising:
a second digital filter configured to filter the second noise-shaped digital output with an equivalent signal transfer function and to generate a second stage digital output; and
a combination circuit configured to combine the first stage digital output and the second stage digital output and to generate a digital analog-to-digital conversion (ADC) output signal with a second-order noise-shaping characteristic, wherein the combination circuit is an adder circuit.
7. The circuit of claim 3 , wherein the second quantization stage is further configured to delay the quantization error signal by a clock cycle, to generate a delayed quantization error signal, and to subtract the delayed quantization error signal from the analog input signal in a feedback loop.
8. The circuit of claim 1 , wherein the first quantization stage is configured to receive an inversion of the quantization error signal.
9. The circuit of claim 1 , wherein the first quantization stage is configured to filter the first digital signal with a first noise-shaping transfer function that approximates a first-order difference operation.
10. A circuit comprising:
a first quantization stage configured to generate a quantization error signal; and
a second quantization stage configured to receive the quantization error signal, to sample the quantization error signal, to generate a second digital signal, to filter the second digital signal, and to generate a second noise-shaped digital output.
11. The circuit of claim 10 , wherein:
the first quantization stage is further configured to receive an analog input signal, to sample the analog input signal based on a first input clock signal, to generate a first digital signal, to filter the first digital signal with a first noise-shaping transfer function, to generate a first noise-shaped digital output, and to generate the quantization error signal based on a comparison of the analog input signal and the first noise-shaped digital output; and
the second quantization stage is configured to sample the quantization error signal based on a second input clock signal that has a higher frequency than the first input clock signal and to filter the second digital signal with a second noise-shaping transfer function, the circuit further comprising:
a digital up-sampler configured to increase a sampling rate of the first noise-shaped digital output by an amount proportional to a ratio of the second input clock signal and the first input clock signal and to generate an up-sampled digital output;
a first digital filter configured to filter the up-sampled digital output with an equivalent signal transfer function and to generate a first stage digital output;
a second digital filter configured to filter the second noise-shaped digital output with the first noise-shaping transfer function and to generate a second stage digital output with a second-order noise-shaping characteristic; and
a combination circuit configured to combine the first stage digital output and the second stage digital output and to generate a digital analog-to-digital conversion (ADC) output signal with the second-order noise-shaping characteristic.
12. The circuit of claim 10 , wherein the second quantization stage includes an open loop voltage controlled oscillator (VCO)-based quantizer.
13. The circuit of claim 10 , wherein the first quantization stage includes a successive approximation register (SAR) quantizer.
14. The circuit of claim 10 , wherein the second quantization stage is configured to receive an inversion of the quantization error signal.
15. A method comprising:
filtering a first noise-shaped digital output with an equivalent signal transfer function to generate a first stage digital output;
filtering a second noise-shaped digital output with a first noise-shaping transfer function to generate a second stage digital output; and
combining the first stage digital output and the second stage digital output to generate a digital analog-to-digital conversion (ADC) output signal.
16. The method of claim 15 , further comprising:
receiving an analog input signal at a first quantization stage;
sampling the analog input signal at the first quantization stage to generate a first digital signal;
filtering the first digital signal with the first noise-shaping transfer function to generate the first noise-shaped digital output;
generating a quantization error signal at the first quantization stage based on a comparison of the analog input signal and the first noise-shaped digital output;
receiving the quantization error signal at a second quantization stage;
sampling the quantization error signal to generate a second digital signal; and
filtering the second digital signal with a second noise-shaping transfer function to generate the second noise-shaped digital output, wherein the second stage digital output and the digital ADC output signal are generated with a second-order noise-shaping characteristic and the first quantization stage includes a successive approximation register (SAR) quantizer.
17. The method of claim 16 , further comprising determining the quantization error signal based on a residue voltage produced by the SAR quantizer during generation of the first noise-shaped digital output.
18. The method of claim 16 , wherein the second quantization stage is configured to receive an inversion of the quantization error signal.
19. The method of claim 16 , wherein the second noise-shaping transfer function approximates a first-order difference operation.
20. The method of claim 16 , further comprising:
delaying the quantization error signal by a clock cycle to generate a delayed quantization error signal; and
subtracting the delayed quantization error signal from the analog input signal in a feedback loop.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US18/361,949 US20230387930A1 (en) | 2021-11-22 | 2023-07-31 | Circuits and Methods for a Noise Shaping Analog To Digital Converter |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US202163281790P | 2021-11-22 | 2021-11-22 | |
US17/718,467 US11870453B2 (en) | 2021-11-22 | 2022-04-12 | Circuits and methods for a noise shaping analog to digital converter |
US18/361,949 US20230387930A1 (en) | 2021-11-22 | 2023-07-31 | Circuits and Methods for a Noise Shaping Analog To Digital Converter |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US17/718,467 Continuation US11870453B2 (en) | 2021-11-22 | 2022-04-12 | Circuits and methods for a noise shaping analog to digital converter |
Publications (1)
Publication Number | Publication Date |
---|---|
US20230387930A1 true US20230387930A1 (en) | 2023-11-30 |
Family
ID=86607012
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US17/718,467 Active 2042-05-26 US11870453B2 (en) | 2021-11-22 | 2022-04-12 | Circuits and methods for a noise shaping analog to digital converter |
US18/361,949 Pending US20230387930A1 (en) | 2021-11-22 | 2023-07-31 | Circuits and Methods for a Noise Shaping Analog To Digital Converter |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US17/718,467 Active 2042-05-26 US11870453B2 (en) | 2021-11-22 | 2022-04-12 | Circuits and methods for a noise shaping analog to digital converter |
Country Status (2)
Country | Link |
---|---|
US (2) | US11870453B2 (en) |
TW (1) | TW202322571A (en) |
Family Cites Families (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6563448B1 (en) * | 2002-04-29 | 2003-05-13 | Texas Instruments Incorporated | Flexible sample rate converter for multimedia digital-to-analog conversion in a wireless telephone |
US7538704B2 (en) * | 2007-06-19 | 2009-05-26 | Telefonaktiebolaget Lm Ericsson (Publ) | Direct RF D-to-A conversion |
US20100045376A1 (en) * | 2008-08-25 | 2010-02-25 | Eric Soenen | Class d amplifier control circuit and method |
JP2010056978A (en) * | 2008-08-29 | 2010-03-11 | Renesas Technology Corp | Semiconductor integrated circuit and method of operating the same |
US8031096B2 (en) * | 2010-02-18 | 2011-10-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | High resolution delta-sigma digital-to-analog converter |
US8400341B2 (en) * | 2011-03-03 | 2013-03-19 | Qualcomm Incorporated | Non-uniform sampling technique using a voltage controlled oscillator |
US8325074B2 (en) * | 2011-03-22 | 2012-12-04 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method and circuit for continuous-time delta-sigma DAC with reduced noise |
US8810443B2 (en) * | 2012-04-20 | 2014-08-19 | Linear Technology Corporation | Analog-to-digital converter system and method |
US8698662B2 (en) * | 2012-08-29 | 2014-04-15 | Taiwan Semiconductor Manufacturing Co., Ltd. | System and method for a high resolution digital input class D amplifier with feedback |
US9166615B2 (en) * | 2013-12-13 | 2015-10-20 | Taiwan Semiconductor Manufacturing Co., Ltd. | System and method for cascaded PWM digital-to-analog converter with hybrid DAC interface |
US9136865B2 (en) * | 2014-02-11 | 2015-09-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Multi-stage digital-to-analog converter |
US9503112B1 (en) * | 2016-05-13 | 2016-11-22 | Cirrus Logic, Inc. | Non-linearity cancellation in a dual-path ADC |
US10181860B1 (en) * | 2017-10-26 | 2019-01-15 | Analog Devices Global Unlimited Company | Reducing residue signals in analog-to-digital converters |
US11424724B2 (en) * | 2019-12-31 | 2022-08-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Ampilfier with VCO-based ADC |
US10931299B1 (en) * | 2020-03-31 | 2021-02-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Analog to digital converter with VCO-based and pipelined quantizers |
US11196434B1 (en) * | 2020-10-02 | 2021-12-07 | Qualcomm Incorporated | Successive approximation register (SAR) analog-to-digital converter (ADC) with noise-shaping property |
-
2022
- 2022-04-12 US US17/718,467 patent/US11870453B2/en active Active
- 2022-08-19 TW TW111131291A patent/TW202322571A/en unknown
-
2023
- 2023-07-31 US US18/361,949 patent/US20230387930A1/en active Pending
Also Published As
Publication number | Publication date |
---|---|
US20230179214A1 (en) | 2023-06-08 |
US11870453B2 (en) | 2024-01-09 |
TW202322571A (en) | 2023-06-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN113055011B (en) | Analog-to-digital converter and method thereof | |
US7439889B2 (en) | AD converter | |
US6271782B1 (en) | Delta-sigma A/D converter | |
US9871534B2 (en) | Analog-to-digital converter with embedded noise-shaped truncation, embedded noise-shaped segmentation and/or embedded excess loop delay compensation | |
US10141948B2 (en) | Delta-sigma modulator, analog-to-digital converter and associated signal conversion method based on multi stage noise shaping structure | |
US7557744B2 (en) | PWM driver and class D amplifier using same | |
US10924128B2 (en) | VCO-based continuous-time pipelined ADC | |
US9385744B2 (en) | Delta-sigma analog-to-digital converter with error suppression | |
US6940438B2 (en) | Method and circuit for reducing quantizer input/output swing in a sigma-delta modulator | |
JP2010171484A (en) | Semiconductor integrated circuit device | |
JP2001094429A (en) | Analog digital mixed δς modulator | |
Caldwell et al. | Incremental data converters at low oversampling ratios | |
Colodro et al. | New continuous-time multibit sigma–delta modulators with low sensitivity to clock jitter | |
US6198417B1 (en) | Pipelined oversampling A/D converter | |
US9391634B1 (en) | Systems and methods of low power decimation filter for sigma delta ADC | |
Chae et al. | A 63 dB 16 mW 20 MHz BW double-sampled ΔΣs analog-to-digital converter with an embedded-adder quantizer | |
US11870453B2 (en) | Circuits and methods for a noise shaping analog to digital converter | |
US10790790B2 (en) | Amplifiers with delta-sigma modulators using pulse-density modulations and related processes | |
Leene et al. | A 3rd order time domain delta sigma modulator with extended-phase detection | |
Tamaddon et al. | An NTF-enhanced time-based continuous-time sigma-delta modulator | |
Colodro et al. | Time-interleaved multirate sigma-delta modulators | |
Scanlan et al. | Analysis of feedback predictive encoder based ADCs | |
Gagnon et al. | Continuous compensation of binary-weighted DAC nonlinearities in bandpass delta-sigma modulators | |
Brooks | Architecture Considerations for Multi-Bit ΣΔ ADCs | |
Yavari | MASH sigma-delta modulators with reduced sensitivity to the circuit non-idealities |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD., TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KINYUA, MARTIN;SOENEN, ERIC;SIGNING DATES FROM 20220404 TO 20220407;REEL/FRAME:064430/0407 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |