US20230387306A1 - Method of manufacturing a semiconductor device and a semiconductor device - Google Patents
Method of manufacturing a semiconductor device and a semiconductor device Download PDFInfo
- Publication number
- US20230387306A1 US20230387306A1 US18/232,734 US202318232734A US2023387306A1 US 20230387306 A1 US20230387306 A1 US 20230387306A1 US 202318232734 A US202318232734 A US 202318232734A US 2023387306 A1 US2023387306 A1 US 2023387306A1
- Authority
- US
- United States
- Prior art keywords
- layer
- semiconductor layer
- semiconductor
- source
- opening
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 260
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 70
- 239000010410 layer Substances 0.000 claims abstract description 446
- 238000010438 heat treatment Methods 0.000 claims abstract description 22
- 239000011229 interlayer Substances 0.000 claims abstract description 10
- 238000000034 method Methods 0.000 claims description 119
- 239000000758 substrate Substances 0.000 claims description 43
- 238000002955 isolation Methods 0.000 claims description 20
- 238000000137 annealing Methods 0.000 claims description 17
- BHEPBYXIRTUNPN-UHFFFAOYSA-N hydridophosphorus(.) (triplet) Chemical compound [PH] BHEPBYXIRTUNPN-UHFFFAOYSA-N 0.000 claims description 9
- 239000011800 void material Substances 0.000 claims description 8
- 229910006990 Si1-xGex Inorganic materials 0.000 claims description 6
- 229910007020 Si1−xGex Inorganic materials 0.000 claims description 6
- 238000005224 laser annealing Methods 0.000 claims description 6
- 230000008569 process Effects 0.000 description 82
- 241001270131 Agaricus moelleri Species 0.000 description 27
- 239000000463 material Substances 0.000 description 17
- 239000011810 insulating material Substances 0.000 description 13
- 238000005229 chemical vapour deposition Methods 0.000 description 12
- 239000007789 gas Substances 0.000 description 12
- WGTYBPLFGIVFAS-UHFFFAOYSA-M tetramethylammonium hydroxide Chemical compound [OH-].C[N+](C)(C)C WGTYBPLFGIVFAS-UHFFFAOYSA-M 0.000 description 12
- 230000015572 biosynthetic process Effects 0.000 description 11
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 10
- 238000000231 atomic layer deposition Methods 0.000 description 10
- 238000000059 patterning Methods 0.000 description 9
- 229910052581 Si3N4 Inorganic materials 0.000 description 8
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 8
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 8
- 229910052814 silicon oxide Inorganic materials 0.000 description 8
- 239000003989 dielectric material Substances 0.000 description 7
- 238000005530 etching Methods 0.000 description 7
- 229910052732 germanium Inorganic materials 0.000 description 7
- 229910052710 silicon Inorganic materials 0.000 description 7
- 239000002070 nanowire Substances 0.000 description 6
- 125000006850 spacer group Chemical group 0.000 description 6
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 5
- 230000008901 benefit Effects 0.000 description 5
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 5
- 238000000206 photolithography Methods 0.000 description 5
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 5
- VHUUQVKOLVNVRT-UHFFFAOYSA-N Ammonium hydroxide Chemical compound [NH4+].[OH-] VHUUQVKOLVNVRT-UHFFFAOYSA-N 0.000 description 4
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 4
- 229910007264 Si2H6 Inorganic materials 0.000 description 4
- 229910010038 TiAl Inorganic materials 0.000 description 4
- 229910052796 boron Inorganic materials 0.000 description 4
- 230000008859 change Effects 0.000 description 4
- 239000004020 conductor Substances 0.000 description 4
- PZPGRFITIJYNEJ-UHFFFAOYSA-N disilane Chemical compound [SiH3][SiH3] PZPGRFITIJYNEJ-UHFFFAOYSA-N 0.000 description 4
- VGRFVJMYCCLWPQ-UHFFFAOYSA-N germanium Chemical compound [Ge].[Ge] VGRFVJMYCCLWPQ-UHFFFAOYSA-N 0.000 description 4
- 238000005240 physical vapour deposition Methods 0.000 description 4
- 239000011295 pitch Substances 0.000 description 4
- 229920005591 polysilicon Polymers 0.000 description 4
- 239000010936 titanium Substances 0.000 description 4
- -1 InAlAs Inorganic materials 0.000 description 3
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 3
- 229910008484 TiSi Inorganic materials 0.000 description 3
- 229910052782 aluminium Inorganic materials 0.000 description 3
- 239000002019 doping agent Substances 0.000 description 3
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 3
- 229910052760 oxygen Inorganic materials 0.000 description 3
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 3
- 229910021332 silicide Inorganic materials 0.000 description 3
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 3
- 239000010703 silicon Substances 0.000 description 3
- 238000004088 simulation Methods 0.000 description 3
- 239000000243 solution Substances 0.000 description 3
- 239000000126 substance Substances 0.000 description 3
- 229910005542 GaSb Inorganic materials 0.000 description 2
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 2
- 229910000530 Gallium indium arsenide Inorganic materials 0.000 description 2
- 229910004191 HfTi Inorganic materials 0.000 description 2
- KWYUFKZDYYNOTN-UHFFFAOYSA-M Potassium hydroxide Chemical compound [OH-].[K+] KWYUFKZDYYNOTN-UHFFFAOYSA-M 0.000 description 2
- 229910005096 Si3H8 Inorganic materials 0.000 description 2
- BLRPTPMANUNPDV-UHFFFAOYSA-N Silane Chemical compound [SiH4] BLRPTPMANUNPDV-UHFFFAOYSA-N 0.000 description 2
- 229910010041 TiAlC Inorganic materials 0.000 description 2
- 239000000908 ammonium hydroxide Substances 0.000 description 2
- 229910052785 arsenic Inorganic materials 0.000 description 2
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 2
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 2
- ONRPGGOGHKMHDT-UHFFFAOYSA-N benzene-1,2-diol;ethane-1,2-diamine Chemical compound NCCN.OC1=CC=CC=C1O ONRPGGOGHKMHDT-UHFFFAOYSA-N 0.000 description 2
- 229910017052 cobalt Inorganic materials 0.000 description 2
- 239000010941 cobalt Substances 0.000 description 2
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 description 2
- 229910052802 copper Inorganic materials 0.000 description 2
- 239000010949 copper Substances 0.000 description 2
- 238000001312 dry etching Methods 0.000 description 2
- 230000005669 field effect Effects 0.000 description 2
- QUZPNFFHZPRKJD-UHFFFAOYSA-N germane Chemical compound [GeH4] QUZPNFFHZPRKJD-UHFFFAOYSA-N 0.000 description 2
- 229910052986 germanium hydride Inorganic materials 0.000 description 2
- 239000012535 impurity Substances 0.000 description 2
- WPYVAWXEWQSOGY-UHFFFAOYSA-N indium antimonide Chemical compound [Sb]#[In] WPYVAWXEWQSOGY-UHFFFAOYSA-N 0.000 description 2
- 239000011261 inert gas Substances 0.000 description 2
- 238000005468 ion implantation Methods 0.000 description 2
- 238000001459 lithography Methods 0.000 description 2
- 229910052751 metal Inorganic materials 0.000 description 2
- 239000002184 metal Substances 0.000 description 2
- 238000001451 molecular beam epitaxy Methods 0.000 description 2
- 230000003647 oxidation Effects 0.000 description 2
- 238000007254 oxidation reaction Methods 0.000 description 2
- 239000001301 oxygen Substances 0.000 description 2
- 238000005498 polishing Methods 0.000 description 2
- 229910052715 tantalum Inorganic materials 0.000 description 2
- 229910052719 titanium Inorganic materials 0.000 description 2
- 229910052721 tungsten Inorganic materials 0.000 description 2
- 238000001039 wet etching Methods 0.000 description 2
- ITWBWJFEJCHKSN-UHFFFAOYSA-N 1,4,7-triazonane Chemical compound C1CNCCNCCN1 ITWBWJFEJCHKSN-UHFFFAOYSA-N 0.000 description 1
- 229910019001 CoSi Inorganic materials 0.000 description 1
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- GYHNNYVSQQEPJS-UHFFFAOYSA-N Gallium Chemical compound [Ga] GYHNNYVSQQEPJS-UHFFFAOYSA-N 0.000 description 1
- 229910005898 GeSn Inorganic materials 0.000 description 1
- 229910004129 HfSiO Inorganic materials 0.000 description 1
- 229910016006 MoSi Inorganic materials 0.000 description 1
- ZOKXTWBITQBERF-UHFFFAOYSA-N Molybdenum Chemical compound [Mo] ZOKXTWBITQBERF-UHFFFAOYSA-N 0.000 description 1
- 229910005883 NiSi Inorganic materials 0.000 description 1
- 229910004200 TaSiN Inorganic materials 0.000 description 1
- 229910010037 TiAlN Inorganic materials 0.000 description 1
- GWEVSGVZZGPLCZ-UHFFFAOYSA-N Titan oxide Chemical compound O=[Ti]=O GWEVSGVZZGPLCZ-UHFFFAOYSA-N 0.000 description 1
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 1
- 229910008812 WSi Inorganic materials 0.000 description 1
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 1
- 229910045601 alloy Inorganic materials 0.000 description 1
- 239000000956 alloy Substances 0.000 description 1
- 230000004075 alteration Effects 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- PNEYBMLMFCGWSK-UHFFFAOYSA-N aluminium oxide Inorganic materials [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 description 1
- 229910021417 amorphous silicon Inorganic materials 0.000 description 1
- RBFQJDQYXXHULB-UHFFFAOYSA-N arsane Chemical compound [AsH3] RBFQJDQYXXHULB-UHFFFAOYSA-N 0.000 description 1
- 229910000070 arsenic hydride Inorganic materials 0.000 description 1
- 230000004888 barrier function Effects 0.000 description 1
- 229910052799 carbon Inorganic materials 0.000 description 1
- 150000001875 compounds Chemical class 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 238000005137 deposition process Methods 0.000 description 1
- 229910003460 diamond Inorganic materials 0.000 description 1
- 239000010432 diamond Substances 0.000 description 1
- 238000010790 dilution Methods 0.000 description 1
- 239000012895 dilution Substances 0.000 description 1
- 238000009713 electroplating Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000001704 evaporation Methods 0.000 description 1
- 230000008020 evaporation Effects 0.000 description 1
- 230000009969 flowable effect Effects 0.000 description 1
- 229910052733 gallium Inorganic materials 0.000 description 1
- 239000003292 glue Substances 0.000 description 1
- 229910052735 hafnium Inorganic materials 0.000 description 1
- VBJZVLUMGGDVMO-UHFFFAOYSA-N hafnium atom Chemical compound [Hf] VBJZVLUMGGDVMO-UHFFFAOYSA-N 0.000 description 1
- CJNBYAVZURUTKZ-UHFFFAOYSA-N hafnium(IV) oxide Inorganic materials O=[Hf]=O CJNBYAVZURUTKZ-UHFFFAOYSA-N 0.000 description 1
- 239000007943 implant Substances 0.000 description 1
- 229910001092 metal group alloy Inorganic materials 0.000 description 1
- 229910052750 molybdenum Inorganic materials 0.000 description 1
- 239000011733 molybdenum Substances 0.000 description 1
- 229910052759 nickel Inorganic materials 0.000 description 1
- PXHVJJICTQNCMI-UHFFFAOYSA-N nickel Substances [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 1
- RUFLMLWJRZAWLJ-UHFFFAOYSA-N nickel silicide Chemical compound [Ni]=[Si]=[Ni] RUFLMLWJRZAWLJ-UHFFFAOYSA-N 0.000 description 1
- 229910021334 nickel silicide Inorganic materials 0.000 description 1
- 239000011368 organic material Substances 0.000 description 1
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 description 1
- RVTZCBVAJQQJTK-UHFFFAOYSA-N oxygen(2-);zirconium(4+) Chemical compound [O-2].[O-2].[Zr+4] RVTZCBVAJQQJTK-UHFFFAOYSA-N 0.000 description 1
- 238000002161 passivation Methods 0.000 description 1
- 238000001259 photo etching Methods 0.000 description 1
- 238000005268 plasma chemical vapour deposition Methods 0.000 description 1
- 229920000642 polymer Polymers 0.000 description 1
- 239000005368 silicate glass Substances 0.000 description 1
- 239000002356 single layer Substances 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- 229910003468 tantalcarbide Inorganic materials 0.000 description 1
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 description 1
- MZLGASXMSKOWSE-UHFFFAOYSA-N tantalum nitride Chemical compound [Ta]#N MZLGASXMSKOWSE-UHFFFAOYSA-N 0.000 description 1
- OGIDPMRJRNCKJF-UHFFFAOYSA-N titanium oxide Inorganic materials [Ti]=O OGIDPMRJRNCKJF-UHFFFAOYSA-N 0.000 description 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 1
- 239000010937 tungsten Substances 0.000 description 1
- 229910001928 zirconium oxide Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823431—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of transistors with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/785—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B82—NANOTECHNOLOGY
- B82Y—SPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
- B82Y10/00—Nanotechnology for information processing, storage or transmission, e.g. quantum computing or single electron logic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
- H01L21/02299—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer pre-treatment
- H01L21/02304—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer pre-treatment formation of intermediate layers, e.g. buffer layers, layers to improve adhesion, lattice match or diffusion barriers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/324—Thermal treatment for modifying the properties of semiconductor bodies, e.g. annealing, sintering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/324—Thermal treatment for modifying the properties of semiconductor bodies, e.g. annealing, sintering
- H01L21/3247—Thermal treatment for modifying the properties of semiconductor bodies, e.g. annealing, sintering for altering the shape, e.g. smoothing the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823475—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type interconnection or wiring or contact manufacturing related aspects
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823814—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the source or drain structures, e.g. specific source or drain implants or silicided source or drain structures or raised source or drain structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823821—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of transistors with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
- H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
- H01L27/0886—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate including transistors with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0657—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body
- H01L29/0665—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body the shape of the body defining a nanostructure
- H01L29/0669—Nanowires or nanotubes
- H01L29/0673—Nanowires or nanotubes oriented parallel to a substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/0843—Source or drain regions of field-effect devices
- H01L29/0847—Source or drain regions of field-effect devices of field-effect transistors with insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/401—Multistep manufacturing processes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
- H01L29/41725—Source or drain electrodes for field effect devices
- H01L29/41791—Source or drain electrodes for field effect devices for transistors with a horizontal current flow in a vertical sidewall, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42372—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the conducting layer, e.g. the length, the sectional shape or the lay-out
- H01L29/42376—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the conducting layer, e.g. the length, the sectional shape or the lay-out characterised by the length or the sectional shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42384—Gate electrodes for field effect devices for field-effect transistors with insulated gate for thin film field effect transistors, e.g. characterised by the thickness or the shape of the insulator or the dimensions, the shape or the lay-out of the conductor
- H01L29/42392—Gate electrodes for field effect devices for field-effect transistors with insulated gate for thin film field effect transistors, e.g. characterised by the thickness or the shape of the insulator or the dimensions, the shape or the lay-out of the conductor fully surrounding the channel, e.g. gate-all-around
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66439—Unipolar field-effect transistors with a one- or zero-dimensional channel, e.g. quantum wire FET, in-plane gate transistor [IPG], single electron transistor [SET], striped channel transistor, Coulomb blockade transistor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66545—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using a dummy, i.e. replacement gate in a process wherein at least a part of the final gate is self aligned to the dummy gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66787—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel
- H01L29/66795—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/775—Field effect transistors with one dimensional charge carrier gas channel, e.g. quantum wire FET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7842—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate
- H01L29/7848—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate the means being located in the source/drain region, e.g. SiGe source and drain
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78696—Thin film transistors, i.e. transistors with a channel being at least partly a thin film characterised by the structure of the channel, e.g. multichannel, transverse or longitudinal shape, length or width, doping structure, or the overlap or alignment between the channel and the gate, the source or the drain, or the contacting structure of the channel
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02436—Intermediate layers between substrates and deposited layers
- H01L21/02439—Materials
- H01L21/02441—Group 14 semiconducting materials
- H01L21/0245—Silicon, silicon germanium, germanium
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02521—Materials
- H01L21/02524—Group 14 semiconducting materials
- H01L21/02532—Silicon, silicon germanium, germanium
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/0257—Doping during depositing
- H01L21/02573—Conductivity type
- H01L21/02576—N-type
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02612—Formation types
- H01L21/02617—Deposition types
- H01L21/0262—Reduction or decomposition of gaseous compounds, e.g. CVD
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02612—Formation types
- H01L21/02617—Deposition types
- H01L21/02636—Selective deposition, e.g. simultaneous growth of mono- and non-monocrystalline semiconductor materials
- H01L21/02639—Preparation of substrate for selective deposition
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823418—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the source or drain structures, e.g. specific source or drain implants or silicided source or drain structures or raised source or drain structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/16—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System
- H01L29/161—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System including two or more of the elements provided for in group H01L29/16, e.g. alloys
- H01L29/165—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System including two or more of the elements provided for in group H01L29/16, e.g. alloys in different semiconductor regions, e.g. heterojunctions
Definitions
- the disclosure relates to a semiconductor integrated circuit, and more particularly to a semiconductor device having fin field effect transistors and their manufacturing process.
- a multi-gate field effect transistor including a fin FET (FinFET) and a gate-all-around (GAA) FET.
- FET multi-gate field effect transistor
- a gate electrode layer is adjacent to three side surfaces of a channel region with a gate dielectric layer interposed therebetween. Because the gate structure surrounds (wraps) the fin on three surfaces, the transistor essentially has three gates controlling the current through the fin or channel region.
- the current driving capacity of the FinFET is generally determined by a number of the fins, a fin width and a fin height at the channel region.
- FIGS. 1 A and 1 B show one of the various stages of sequential processes for manufacturing a semiconductor device according to an embodiment of the present disclosure.
- FIGS. 2 A and 2 B show one of the various stages of sequential processes for manufacturing a semiconductor device according to an embodiment of the present disclosure.
- FIGS. 3 A and 3 B show one of the various stages of sequential processes for manufacturing a semiconductor device according to an embodiment of the present disclosure.
- FIGS. 4 A and 4 B show one of the various stages of sequential processes for manufacturing a semiconductor device according to an embodiment of the present disclosure.
- FIGS. 5 A and 5 B show one of the various stages of sequential processes for manufacturing a semiconductor device according to an embodiment of the present disclosure.
- FIGS. 6 A and 6 B show one of the various stages of sequential processes for manufacturing a semiconductor device according to an embodiment of the present disclosure.
- FIGS. 7 A and 7 B show one of the various stages of sequential processes for manufacturing a semiconductor device according to an embodiment of the present disclosure.
- FIGS. 8 A and 8 B show one of the various stages of sequential processes for manufacturing a semiconductor device according to an embodiment of the present disclosure.
- FIGS. 9 A and 9 B show one of the various stages of sequential processes for manufacturing a semiconductor device according to an embodiment of the present disclosure.
- FIGS. 10 A and 10 B one of the various stages of sequential processes for manufacturing a semiconductor device according to an embodiment of the present disclosure.
- FIGS. 11 A and 11 B show one of the various stages of sequential processes for manufacturing a semiconductor device according to an embodiment of the present disclosure.
- FIGS. 12 A and 12 B show one of the various stages of sequential processes for manufacturing a semiconductor device according to an embodiment of the present disclosure.
- FIGS. 13 A and 13 B show one of the various stages of sequential processes for manufacturing a semiconductor device according to an embodiment of the present disclosure.
- FIGS. 14 A, 14 B, 14 C and 14 D show one of the various stages of sequential processes for manufacturing a semiconductor device according to an embodiment of the present disclosure.
- FIGS. 15 A and 15 B show one of the various stages of sequential processes for manufacturing a semiconductor device according to an embodiment of the present disclosure.
- FIGS. 16 A and 16 B show one of the various stages of sequential processes for manufacturing a semiconductor device according to an embodiment of the present disclosure.
- FIGS. 17 A and 17 B show one of the various stages of sequential processes for manufacturing a semiconductor device according to an embodiment of the present disclosure.
- FIGS. 18 A and 18 B show one of the various stages of sequential processes for manufacturing a semiconductor device according to another embodiment of the present disclosure.
- FIGS. 19 A and 19 B show stages of sequential processes for manufacturing a semiconductor device according to another embodiment of the present disclosure.
- FIGS. 20 A, 2 B, 20 C and 20 D show semiconductor devices according to other embodiments of the present disclosure.
- FIGS. 21 A and 21 B show one of the various stages of sequential processes for manufacturing a semiconductor device according to another embodiment of the present disclosure.
- FIGS. 22 A and 22 B show one of the various stages of sequential processes for manufacturing a semiconductor device according to another embodiment of the present disclosure.
- FIGS. 23 A and 23 B show one of the various stages of sequential processes for manufacturing a semiconductor device according to another embodiment of the present disclosure.
- FIGS. 24 A and 24 B show one of the various stages of sequential processes for manufacturing a semiconductor device according to another embodiment of the present disclosure.
- FIGS. 25 A and 25 B show one of the various stages of sequential processes for manufacturing a semiconductor device according to another embodiment of the present disclosure.
- FIGS. 26 A and 26 B show one of the various stages of sequential processes for manufacturing a semiconductor device according to another embodiment of the present disclosure.
- FIGS. 27 A and 27 B show one of the various stages of sequential processes for manufacturing a semiconductor device according to another embodiment of the present disclosure.
- FIGS. 28 A and 28 B show one of the various stages of sequential processes for manufacturing a semiconductor device according to another embodiment of the present disclosure.
- FIGS. 29 A and 29 B show one of the various stages of sequential processes for manufacturing a semiconductor device according to another embodiment of the present disclosure.
- FIGS. 30 A and 30 B show one of the various stages of sequential processes for manufacturing a semiconductor device according to another embodiment of the present disclosure.
- FIGS. 31 A and 31 B show one of the various stages of sequential processes for manufacturing a semiconductor device according to another embodiment of the present disclosure.
- FIGS. 32 A and 32 B show one of the various stages of sequential processes for manufacturing a semiconductor device according to another embodiment of the present disclosure.
- FIGS. 33 A and 33 B show one of the various stages of sequential processes for manufacturing a semiconductor device according to another embodiment of the present disclosure.
- FIGS. 34 A and 34 B show one of the various stages of sequential processes for manufacturing a semiconductor device according to another embodiment of the present disclosure.
- FIGS. 35 A, 35 B, 35 C and 35 D show simulation conditions.
- FIGS. 36 A and 36 B show simulated results.
- first and second features are formed in direct contact
- additional features may be formed interposing the first and second features, such that the first and second features may not be in direct contact.
- Various features may be arbitrarily drawn in different scales for simplicity and clarity.
- spatially relative terms such as “beneath,” “below,” “lower,” “above,” “upper” and the like, may be used herein for ease of description to describe one element or feature's relationship to another element(s) or feature(s) as illustrated in the figures.
- the spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures.
- the apparatus may be otherwise oriented (rotated 90 degrees or at other orientations) and the spatially relative descriptors used herein may likewise be interpreted accordingly.
- the term “made of” may mean either “comprising” or “consisting of.”
- the phrase “at least one of A, B and C means “A, B and/or C” (A, B, C, A+B, A+C, B+C A+B+C), and does not mean one from A, one from B and one from C, unless otherwise described.
- Source/drain regions need to be improved to decrease contact resistance between a conductive contact (metallic layer) and the source/drain regions (semiconductor), and to provide appropriate stress to a channel region by the source/drain regions.
- a conductive contact metallic layer
- the source/drain regions semiconductor layers
- one or more epitaxial semiconductor layers are formed.
- a wrap-around contact that covers the top and side faces of the fin source/drain regions is employed.
- the source/drain epitaxial layer tends to have a diamond cross sectional shape connecting adjacent fin source/drain structures.
- a void is often formed between the fin structures, which causes various issues.
- no epitaxial semiconductor layer is generally formed, and thus the structure does not provide stress to the channel region. Further, even though the contact resistance can be reduced with the wrap-around structure, fin volume is reduced and thus fin resistance may increase.
- source/drain epitaxial structures having a flat top surface for FinFETs and GAA FETs and fabrication method thereof are provided.
- a semiconductor e.g., Si, Ge, SiGe, etc
- a semiconductor layer e.g., Si, Ge, SiGe, etc
- an epitaxial layer generally and the like refer to single crystalline, unless otherwise explained.
- FIGS. 1 - 17 B show sequential processes for manufacturing a semiconductor device having FinFETs with a flat-top source/drain epitaxial layer according to an embodiment of the present disclosure. It is understood that additional operations can be provided before, during, and after processes shown by FIGS. 1 - 17 B , and some of the operations described below can be replaced or eliminated, for additional embodiments of the method. The order of the operations/processes may be interchangeable.
- the “A” figures FIG. 1 A, 2 A , . . .
- FIGS. 1 B, 2 B , . . . ) show plan views (top views).
- FIGS. 1 A and 1 B show one of the various stages of sequential processes for manufacturing a semiconductor device having FinFETs with a flat-top source/drain epitaxial layer according to an embodiment of the present disclosure.
- FIG. 1 A is a cross sectional view corresponding to line Y 1 -Y 1 of FIG. 1 B .
- a semiconductor substrate 10 is provided.
- the substrate 10 includes a single crystalline semiconductor layer on at least its surface portion.
- the substrate 10 may comprise a single crystalline semiconductor material such as, but not limited to Si, Ge, SiGe, GaAs, InSb, GaP, GaSb, InAlAs, InGaAs, GaSbP, GaAsSb and InP.
- the substrate 10 is made of Si.
- the substrate 10 may include in its surface region, one or more buffer layers (not shown).
- the buffer layers can serve to gradually change the lattice constant from that of the substrate to that of the source/drain regions.
- the buffer layers may be formed from epitaxially grown single crystalline semiconductor materials such as, but not limited to Si, Ge, GeSn, SiGe, GaAs, InSb, GaP, GaSb, InAlAs, InGaAs, GaSbP, GaAsSb, GaN, GaP, and InP.
- the substrate 10 comprises silicon germanium (SiGe) buffer layers epitaxially grown on the silicon substrate 10 .
- the germanium concentration of the SiGe buffer layers may increase from 30 atomic % germanium for the bottom-most buffer layer to 70 atomic % germanium for the top-most buffer layer.
- the substrate 10 may include various regions that have been suitably doped with impurities (e.g., p-type or n-type conductivity).
- fin structures 20 are formed over a substrate 10 .
- the fin structures 20 may be patterned by any suitable method.
- the fin structures may be patterned using one or more photolithography processes, including double-patterning or multi-patterning processes.
- double-patterning or multi-patterning processes combine photolithography and self-aligned processes, allowing patterns to be created that have, for example, pitches smaller than what is otherwise obtainable using a single, direct photolithography process.
- a dummy layer is formed over a substrate and patterned using a photolithography process. Spacers are formed alongside the patterned dummy layer using a self-aligned process. The dummy layer is then removed, and the remaining spacers may then be used to pattern the fins.
- the fin structures can be patterned by using a hard mask pattern 22 as an etching mask.
- the hard mask pattern 22 includes a first mask layer and a second mask layer disposed on the first mask layer.
- the first mask layer is a pad oxide layer made of a silicon oxide, which can be formed by a thermal oxidation.
- the second mask layer is made of silicon nitride, which is formed by chemical vapor deposition (CVD), including low pressure CVD (LPCVD) and plasma enhanced CVD (PECVD), physical vapor deposition (PVD), atomic layer deposition (ALD), or other suitable process.
- CVD chemical vapor deposition
- LPCVD low pressure CVD
- PECVD plasma enhanced CVD
- PVD physical vapor deposition
- ALD atomic layer deposition
- the substrate 10 is patterned by using the hard mask pattern into fin structures 20 , both extending in the X direction.
- fin structures 20 are arranged in the Y direction.
- the number of the fin structures is not limited to two, and may be one or three or more.
- one or more dummy fin structures are formed on both sides of the fin structures to improve pattern fidelity in the patterning operations.
- the width of the upper portion of the fin structures 20 along the Y direction is in a range from about 5 nm to about 40 nm in some embodiments, and is in a range from about 10 nm to about 20 nm in other embodiments.
- the height along the Z direction of the fin structure is in a range from about 100 nm to about 200 nm in some embodiments.
- FIGS. 3 A and 3 B show one of the various stages of sequential processes for manufacturing a semiconductor device having FinFETs with a flat-top source/drain epitaxial layer according to an embodiment of the present disclosure.
- FIG. 3 A is a cross sectional view corresponding to line Y 1 -Y 1 of FIG. 3 B .
- a first insulating material layer 29 including one or more layers of insulating material is formed over the substrate 10 so that the fin structures 20 are fully embedded in the first insulating material layer 29 .
- the insulating material for the first insulating material layer 29 may include silicon oxide, silicon nitride, silicon oxynitride (SiON), SiCN, fluorine-doped silicate glass (FSG), or a low-K dielectric material, formed by LPCVD (low pressure chemical vapor deposition), plasma-CVD or flowable CVD or any other suitable film formation methods.
- the first insulating material layer 29 is made of silicon oxide. An annealing operation may be performed after the formation of the first insulating material layer 29 .
- a planarization operation such as a chemical mechanical polishing (CMP) method and/or an etch-back method, is performed such that the hard mask patterns 22 are removed and upper surfaces of the fin structures 20 are exposed from the first insulating material layer 29 as shown in FIG. 3 A .
- CMP chemical mechanical polishing
- one or more fin liner layers 28 are formed over the fin structures before forming the first insulating material layer 29 .
- the fin liner layer 28 may be made of silicon nitride or a silicon nitride-based material (e.g., SiON or SiCN).
- FIGS. 4 A and 4 B show one of the various stages of sequential processes for manufacturing a semiconductor device having FinFETs with a flat-top source/drain epitaxial layer according to an embodiment of the present disclosure.
- FIG. 4 A is a cross sectional view corresponding to line Y 1 -Y 1 of FIG. 4 B .
- the first insulating material layer 29 is recessed to form a first isolation insulating layer 30 so that the upper portions of the fin structures 20 are exposed.
- the fin structures 20 are electrically separated from each other by the first isolation insulating layer 30 , which is also called a shallow trench isolation (STI).
- the height H 1 of the exposed fin structures is in a range from about 50 nm to about 100 nm in some embodiments, and is in a range from about 60 nm to about 80 nm in other embodiments.
- FIGS. 5 A and 5 B show one of the various stages of sequential processes for manufacturing a semiconductor device having FinFETs with a flat-top source/drain epitaxial layer according to an embodiment of the present disclosure.
- FIG. 5 A is a cross sectional view corresponding to line Y 1 -Y 1 of FIG. 5 B .
- the dummy gate structure 40 includes a dummy gate dielectric layer 41 and a dummy gate electrode layer 42 .
- the dummy gate dielectric layer 41 includes one or more layers of insulating material, such as a silicon oxide-based material. In one embodiment, silicon oxide formed by CVD is used.
- the thickness of the dummy gate dielectric layer 41 is in a range from about 1 nm to about 5 nm in some embodiments.
- the dummy gate structure 40 is formed by first blanket depositing the dummy gate dielectric layer 41 over the exposed fin structures 20 and the upper surface of the isolation insulating layer 30 .
- a dummy gate electrode layer 42 is then blanket deposited on the dummy gate dielectric layer 41 , such that the fin structures 20 are fully embedded in the dummy gate electrode layer 42 .
- the dummy gate electrode layer 42 includes silicon such as polycrystalline silicon (polysilicon) or amorphous silicon. In some embodiments, the dummy gate electrode layer 42 is made of polysilicon.
- the thickness of the dummy gate electrode layer 42 is in a range from about 100 nm to about 200 nm in some embodiments.
- the dummy gate electrode layer 42 is subjected to a planarization operation.
- the dummy gate dielectric layer 41 and the dummy gate electrode layer 42 are deposited using CVD, including LPCVD and PECVD, PVD, ALD, or other suitable process.
- CVD including LPCVD and PECVD, PVD, ALD, or other suitable process.
- a mask layer is formed over the dummy gate electrode layer.
- the mask layer can be a resist pattern or a hard mask pattern.
- FIGS. 5 A and 5 B a patterning operation is performed on the mask layer and the dummy gate electrode layer 42 is patterned into the dummy gate structures 40 , as shown in FIGS. 5 A and 5 B .
- the dummy gate structures By patterning the dummy gate structures, the upper portions of the fin structures 20 , which are to be source/drain regions, are partially exposed on opposite sides of the dummy gate structures 40 , as shown in FIG. 5 B .
- a source and a drain are interchangeably used and the structures thereof are substantially the same.
- two dummy gate structures 40 are formed on two fin structures 20 , respectively, and one dummy gate structure 40 is formed over two fin structures 20 .
- the layout is not limited to FIG. 5 B .
- the width of the dummy gate structures 40 in the Y direction is in a range from about 5 nm to about 30 nm in some embodiments, and is in a range from about 7 nm to about 15 nm in other embodiments.
- a pitch of the dummy gate structures is in a range from about 10 nm to about 50 nm in some embodiments, and is in a range from about 15 nm to about 40 nm in other embodiments.
- FIGS. 6 A and 6 B show one of the various stages of sequential processes for manufacturing a semiconductor device having FinFETs with a flat-top source/drain epitaxial layer according to an embodiment of the present disclosure.
- FIG. 6 A is a cross sectional view corresponding to line Y 2 -Y 2 of FIG. 6 B .
- a blanket layer of an insulating material for sidewall spacers 45 is conformally formed by using CVD or other suitable methods.
- the blanket layer is deposited in a conformal manner so that it is formed to have substantially equal thicknesses on vertical surfaces, such as the sidewalls, horizontal surfaces, and the top of the dummy gate structures.
- the blanket layer is deposited to a thickness in a range from about 2 nm to about 20 nm.
- the insulating material of the blanket layer is different from the materials of the first isolation insulating layer and the second isolation insulating layer, and is made of a silicon nitride-based material, such as silicon nitride, SiON, SiOCN or SiCN and combinations thereof.
- the blanket layer (sidewall spacers 45 ) is made of silicon nitride. The sidewall spacers 45 are formed on opposite sidewalls of the dummy gate structures 40 , by anisotropic etching, as shown in FIGS. 6 A and 6 B .
- FIGS. 7 A and 7 B show one of the various stages of sequential processes for manufacturing a semiconductor device having FinFETs with a flat-top source/drain epitaxial layer according to an embodiment of the present disclosure.
- FIG. 7 A is a cross sectional view corresponding to line Y 2 -Y 2 of FIG. 7 B .
- an interlayer dielectric (ILD) layer 50 is formed.
- the materials for the ILD layer 50 include compounds comprising Si, O, C and/or H, such as silicon oxide, SiCOH and SiOC. Organic materials, such as polymers, may be used for the ILD layer 50 .
- a planarization operation such as CMP, is performed, so that the top portions of the dummy gate electrode layers of the dummy gate structures 40 are exposed, as shown in FIG. 7 A .
- a hard mask layer (not shown) is used to pattern the dummy gate structure 40 , and the planarization operation removes the hard mask layer in some embodiments.
- FIGS. 8 A and 8 B show one of the various stages of sequential processes for manufacturing a semiconductor device having FinFETs with a flat-top source/drain epitaxial layer according to an embodiment of the present disclosure.
- FIG. 8 A is a cross sectional view corresponding to line Y 2 -Y 2 of FIG. 8 B .
- the dummy gate structures 40 are removed, thereby forming gate spaces 48 , in which the upper portions of the fin structures 20 are exposed, respectively.
- the sidewall spacers 45 are not removed in some embodiments.
- the ILD layer 50 protects the S/D regions of the fin structures 20 during the removal of the dummy gate structures 40 .
- the dummy gate structures 40 can be removed using plasma dry etching and/or wet etching.
- a wet etchant such as a tetramethylammonium hydroxide (TMAH) solution can be used to selectively remove the dummy gate electrode layer.
- TMAH tetramethylammonium hydroxide
- FIGS. 9 A and 9 B show one of the various stages of sequential processes for manufacturing a semiconductor device having FinFETs with a flat-top source/drain epitaxial layer according to an embodiment of the present disclosure.
- FIG. 9 A is a cross sectional view corresponding to line Y 2 -Y 2 of FIG. 9 B .
- a gate dielectric layer 60 is formed over the exposed fin structures 20 , which are channel regions, and the surrounding areas, as shown in FIGS. 9 A and 9 B .
- the gate dielectric layer 60 includes one or more layers of a dielectric material, such as silicon oxide, silicon nitride, or a high-k dielectric material, other suitable dielectric material, and/or combinations thereof.
- high-k dielectric materials examples include HfO 2 , HfSiO, HfSiON, HfTaO, HfTiO, HfZrO, zirconium oxide, aluminum oxide, titanium oxide, hafnium dioxide-alumina (HfO 2 —Al 2 O 3 ) alloy, other suitable high-k dielectric materials, and/or combinations thereof.
- the gate dielectric layer 60 includes an interfacial layer formed between the channel layers and the dielectric material, by using chemical oxidation.
- the gate dielectric layer 60 may be formed by CVD, ALD or any suitable method.
- the gate dielectric layer 60 is formed using a highly conformal deposition process such as ALD in order to ensure the formation of a gate dielectric layer having a uniform thickness around each channel layers.
- the thickness of the gate dielectric layer 60 is in a range from about 1 nm to about 6 nm in one embodiment.
- FIGS. 10 A and 10 B and FIGS. 11 A and 11 BB show one of the various stages of sequential processes for manufacturing a semiconductor device having FinFETs with a flat-top source/drain epitaxial layer according to an embodiment of the present disclosure.
- FIG. 10 A is a cross sectional view corresponding to line Y 2 -Y 2 of FIG. 10 B .
- FIG. 11 A is a cross sectional view corresponding to line Y 1 -Y 1 of FIG. 11 B .
- the gate electrode layer 65 includes one or more layers of conductive material, such as polysilicon, aluminum, copper, titanium, tantalum, tungsten, cobalt, molybdenum, tantalum nitride, nickel silicide, cobalt silicide, TiN, WN, TiAl, TiAlN, TaCN, TaC, TaSiN, metal alloys, other suitable materials, and/or combinations thereof.
- conductive material such as polysilicon, aluminum, copper, titanium, tantalum, tungsten, cobalt, molybdenum, tantalum nitride, nickel silicide, cobalt silicide, TiN, WN, TiAl, TiAlN, TaCN, TaC, TaSiN, metal alloys, other suitable materials, and/or combinations thereof.
- the gate electrode layer 65 may be formed by CVD, ALD, electro-plating, or other suitable method.
- the gate dielectric layer 60 and the electrode layer 65 are also deposited over the upper surface of the ILD layer 50 .
- the gate dielectric layer and the gate electrode layer formed over the ILD layer 50 are then planarized by using, for example, CMP, until the top surface of the ILD layer 50 is revealed, as shown in FIG. 10 A .
- one or more work function adjustment layers are interposed between the gate dielectric layer 60 and the gate electrode layer 65 .
- the work function adjustment layers are made of a conductive material such as a single layer of TiN, TaN, TaAlC, TiC, TaC, Co, Al, TiAl, HfTi, TiSi, TaSi or TiAlC, or a multilayer of two or more of these materials.
- the work function adjustment layer For the n-channel FET, one or more of TaN, TaAlC, TiN, TiC, Co, TiAl, HfTi, TiSi and TaSi is used as the work function adjustment layer, and for the p-channel FET, one or more of TiAlC, Al, TiAl, TaN, TaAlC, TiN, TiC and Co is used as the work function adjustment layer.
- the work function adjustment layer may be formed by ALD, PVD, CVD, e-beam evaporation, or other suitable process. Further, the work function adjustment layer may be formed separately for the n-channel FET and the p-channel FET which may use different metal layers.
- FIG. 11 A shows the source/drain regions of the fin structures 20 after the gate electrode layer 65 is formed. As shown in FIG. 11 A , the source/drain regions of the fin structures 20 are covered by the ILD layer 50 .
- FIGS. 12 A and 12 B show one of the various stages of sequential processes for manufacturing a semiconductor device having FinFETs with a flat-top source/drain epitaxial layer according to an embodiment of the present disclosure.
- FIG. 12 A is a cross sectional view corresponding to line Y 1 -Y 1 of FIG. 12 B .
- the ILD layer 50 is patterned by one or more lithography and etching operations, thereby forming a source/drain opening 58 .
- the source/drain opening 58 the source/drain regions of the fin structure 20 are exposed.
- the source/drain regions of the fin structure 20 are doped with appropriate dopants before or after the source/drain opening 58 is formed.
- one source/drain opening 58 is formed to expose two fin structures 20 .
- the configuration is not limited to this.
- one source/drain opening 58 is formed over only one fin structure, and in other embodiments, one source/drain opening 58 is formed over three or more fin structures.
- FIGS. 13 A and 13 B show one of the various stages of sequential processes for manufacturing a semiconductor device having FinFETs with a flat-top source/drain epitaxial layer according to an embodiment of the present disclosure.
- FIG. 13 A is a cross sectional view corresponding to line Y 1 -Y 1 of FIG. 13 B .
- the source/drain epitaxial layer 70 includes Ge doped with phosphorous (Ge:P) or Si 1-x Ge x doped with P (SiGe:P), where 0.3 ⁇ x ⁇ 1, for n-type FETs. In certain embodiments, 0.3 ⁇ x, or 0.5 ⁇ x ⁇ 0.8.
- an amount of P in the Ge:P layer or the SiGe:P layer is in a range from about 1 ⁇ 10 19 atoms/cm 3 to 1 ⁇ 10 20 atoms/cm 3 . In other embodiments, the amount of P is in a range from about 2 ⁇ 10 19 atoms/cm 3 to 8 ⁇ 10 19 atoms/cm 3 . In other embodiments, boron (B) is doped for p-type FETs, in a range from about 1 ⁇ 10 19 atoms/cm 3 to 1 ⁇ 10 20 atoms/cm 3 , or in a range from about 2 ⁇ 10 19 atoms/cm 3 to 8 ⁇ 10 19 atoms/cm 3 .
- the Ge:P layer can be epitaxially formed on the source/drain regions of the fin structures 20 by using a metal-organic CVD (MOCVD), molecular beam epitaxy (MBE), ALD or any other film formation methods.
- MOCVD metal-organic CVD
- MBE molecular beam epitaxy
- a Ge 2 H 6 gas is used as a source gas of Ge.
- a Si 2 H 6 gas is used as a source gas of Si.
- GeH 4 and/or SiH 4 is used instead of or, in addition to, Ge 2 H 6 and/or Si 2 H 6 .
- One or more inert gas, such as H 2 , He, Ar and/or N 2 is used as a dilution gas.
- a substrate temperature is maintained at a range from about 350° C. to about 410° C. in some embodiments.
- the substrate temperature is a temperature of a hot plate or a wafer holder/stage. In other embodiments, the substrate temperature is in a range from about 380° C. to about 400° C.
- a Ge 2 H 6 gas and/or a Si 2 H 6 gas is used, it is possible to epitaxially form the Ge or SiGe layer 70 at a relatively low temperature of less than about 400° C.
- the source/drain epitaxial layer 70 can be selectively formed from the semiconductor fin structures 20 , and is not formed on the upper surface of the ILD layer 50 .
- a doping gas is PH 3 for phosphorous, AsH 3 for arsenic or B 2 H 6 for boron.
- the source/drain epitaxial layer 70 is formed such that a thickness H 2 of the source/drain epitaxial layer 70 above the fin structures is in a range from about 10 nm to about 100 nm in some embodiments, and is in a range from about 20 nm to about 60 nm in other embodiments. As shown in FIG. 13 A , the source/drain epitaxial layer 70 as deposited has an uneven surface.
- the source/drain epitaxial layer 70 has a highest portion and a lowest portion measured from the substrate 10 , and the difference between the highest portion and the lowest portion H 3 is in a range from about from about 10 nm to about 100 nm in some embodiments, and is in a range from about 20 nm to about 60 nm in other embodiments.
- the lowest portion is located between the two fin structures in some embodiments, and is located at the interface between the source/drain epitaxial layer 70 and the ILD layer 50 in other embodiments. Further, as shown in FIG. 13 A , no void is formed in the source/drain opening 58 between the source/drain epitaxial layer 70 and the isolation insulating layer 30 and between the source/drain epitaxial layer 70 and the ILD layer 50 .
- FIGS. 14 A and 14 B show one of the various stages of sequential processes for manufacturing a semiconductor device having FinFETs with a flat-top source/drain epitaxial layer according to an embodiment of the present disclosure.
- FIG. 14 A is a cross sectional view corresponding to line Y 1 -Y 1 of FIG. 14 B .
- a thermal annealing operation is optionally performed to flatten the surface of the source/drain epitaxial layer 70 , as shown in FIGS. 14 A and 14 B .
- the annealing operation is performed by heating the substrate at a temperature in a range from about 410° C. to about 470° C. in some embodiment, and in a range from about 440° C. to about 460° C. in other embodiments.
- the annealing operation is performed for a time duration in a range from about 100 sec to about 500 sec in some embodiments, and in a range from about 250 sec to 350 sec in other embodiments.
- the annealing operation is performed in the same manufacturing apparatus, in particular, in the same process chamber as the process of forming the source/drain epitaxial layer 70 .
- the substrate temperature is increased to the annealing temperature.
- the annealing operation is performed without exposing the substrate (the source/drain epitaxial layer) to the atmosphere, in particular to an oxygen containing atmosphere.
- an inert gas such as H 2 , He, Ar and/or N 2 , is supplied.
- a planarization operation such as an etch-back operation or a chemical mechanical polishing operation, is employed to flatten the upper surface of the source/drain epitaxial layer 70 .
- a laser annealing operation is performed to flatten the source/drain epitaxial layer 70 .
- a laser beam is selectively applied only to the source/drain area avoiding the gate structure.
- the source/drain epitaxial layer is heated to about 800° C. to about 1000° C. in some embodiments.
- the time duration of applying the laser to the source/drain region is in a range from about 0.1 nsec to 1000 nsec in some embodiments, and is in a range from about 1 nsec to 100 nsec in other embodiments.
- the distance H 4 between the top of the fin structure 20 and the upper surface of the source/drain epitaxial layer 70 is in a range from about 5 nm to about 90 nm in some embodiments, and is in a range from about 10 nm to about 50 nm in other embodiments.
- the thickness H 5 of the source/drain epitaxial layer 70 from the upper surface of the isolation insulating layer 30 is in a range from about 55 nm to about 190 nm in some embodiments, and is in a range from about 70 nm to about 130 nm in other embodiments.
- the upper surface of the source/drain epitaxial layer 70 is not completely flat.
- the thickness (flatness) variation D 1 which is the difference between the maximum thickness Hmax and the minimum thickness Hmin of the source/drain epitaxial layer 70 , is less than about 5 nm in some embodiments.
- the variation D 1 is more than 0 nm or more than about 0.2 nm.
- the variation D 1 is in a range from about 0.3 nm to about 3 nm.
- the upper surface of the source/drain epitaxial layer has a convex shape, as shown in FIG.
- the maximum thickness is located at the interface between the source/drain epitaxial layer and the ILD layer 50 .
- the minimum thickness is located between the two fin structures or at the other interface between the source/drain epitaxial layer and the ILD layer 50 .
- the upper surface of the source/drain epitaxial layer has a wavy shape, as shown in FIG. 14 D .
- the upper surface of the source/drain epitaxial layer 70 is made flat without an additional heating operation as set forth above.
- FIGS. 15 A and 15 B show one of the various stages of sequential processes for manufacturing a semiconductor device having FinFETs with a flat-top source/drain epitaxial layer according to an embodiment of the present disclosure.
- FIG. 15 A is a cross sectional view corresponding to line Y 1 -Y 1 of FIG. 15 B .
- an interfacial layer 75 is formed over the source/drain epitaxial layer 70 , as shown in FIGS. 15 A and 15 B .
- the interfacial layer 75 is made of a semiconductor material.
- the semiconductor material for the interfacial layer includes Si or Si 1-y Ge y , where 0 ⁇ y ⁇ 0.3.
- phosphorous (P) and/or arsenic (As) is doped in the semiconductor interfacial layer 75 .
- boron (B) is doped.
- the doping amount in the interfacial semiconductor layer 75 is in a range from about 1 ⁇ 10 20 atoms/cm 3 to 1 ⁇ 10 21 atoms/cm 3 in some embodiments, and is in a range from about 2 ⁇ 10 20 atoms/cm 3 to 8 ⁇ 10 20 atoms/cm 3 in other embodiments.
- Si doped with P is used as the interfacial semiconductor layer 75 .
- the interfacial semiconductor layer 75 is non-single crystalline, and is amorphous and/or poly crystalline.
- the interfacial semiconductor layer 75 can be formed on the source/drain epitaxial layer by using a metal-organic CVD (MOCVD), ALD or any other film formation methods.
- MOCVD metal-organic CVD
- one or more of SiH 4 , Si 2 H 6 , Si 3 H 8 , Si 4 H 10 , GeH 4 and Ge 2 H 6 are used as a source gas.
- Si 3 H 8 and PH 3 are used to form a Si:P layer.
- a substrate temperature is maintained at a range from about 410° C. to about 470° C. in some embodiments. In other embodiments, the substrate temperature is in a range from about 440° C. to about 460° C.
- the substrate temperature for forming the interfacial semiconductor layer is the same or substantially the same as that in the annealing operation. In other embodiments, a change in the substrate temperature between the annealing operation and the formation of the interfacial layer is within ⁇ 10° C. (substantially the same).
- the thickness H 6 of the interfacial semiconductor layer 75 is in a range from about 5 nm to about 50 nm in some embodiments, and is in a range from about 10 nm to 30 nm in other embodiments. As shown in FIG. 15 A , in some embodiments, the interfacial semiconductor layer 75 is also formed on the ILD layer 50 . In other words, the interfacial semiconductor layer 75 is conformally formed.
- the formation of the interfacial layer 75 is performed in the same manufacturing apparatus, in particular, in the same process chamber as the annealing operation. In certain embodiments, after the intended annealing time passes, the process gas for the interfacial layer 75 is supplied. Thus, the formation of the interfacial layer 75 is performed without exposing the substrate (the flattened source/drain epitaxial layer) to the atmosphere, in particular to an oxygen containing atmosphere.
- FIGS. 16 A and 16 B show one of the various stages of sequential processes for manufacturing a semiconductor device having FinFETs with a flat-top source/drain epitaxial layer according to an embodiment of the present disclosure.
- FIG. 16 A is a cross sectional view corresponding to line Y 1 -Y 1 of FIG. 16 B .
- an ion implantation operation 72 is performed to implant additional dopant to the source/drain epitaxial layer 70 , as shown in FIGS. 16 A and 16 B .
- P and/or As are implanted.
- B BF 2
- a laser annealing operation is performed to activate the dopants (doped impurities) in the source/drain epitaxial layer 70 .
- a laser beam is selectively applied only to the source/drain area, avoiding the gate structure.
- the source/drain epitaxial layer is heated to about 800° C. to about 1000° C. in some embodiments. The laser annealing may be performed without performing the ion implantation operation 72 .
- FIGS. 17 A and 17 B show one of the various stages of sequential processes for manufacturing a semiconductor device having FinFETs with a flat-top source/drain epitaxial layer according to an embodiment of the present disclosure.
- FIG. 17 A is a cross sectional view corresponding to line Y 1 -Y 1 of FIG. 17 B .
- a conductive contact 80 is formed, as shown in FIGS. 17 A and 17 B .
- One or more layers of conductive materials are formed in the remaining portion of the contact opening 58 .
- One or more layers of conductive materials are formed in and over the contact openings and then a planarization operation, such as a CMP operation, is performed to form contact 80 , as shown in FIGS. 17 A and 17 B .
- the contact 80 includes a liner layer 82 and a body layer 82 .
- the liner layer is a barrier layer and/or a glue (adhesion) layer.
- a Ti layer is formed on the interfacial layer 75 and a TiN or TaN layer is formed on the Ti layer, as the liner layer 82 .
- the body layer 84 includes one or more layers of Co, Ni, W, Ti, Ta, Cu and Al, or any other suitable material.
- the conductive contact 80 is in contact with only the upper surface of the source/drain epitaxial layer 70 via the interfacial semiconductor layer 75 , and thus does not form a wrap-around contact structure in which side faces of a source/drain region and/or a source/drain epitaxial layer are covered by the conductive contact.
- the ILD layer 50 has a contact opening ( 58 ), and a lower portion of the contact opening is filled by the source/drain epitaxial layer 70 and an upper portion of the contact opening is filled by the interfacial semiconductor layer 75 and the conductive contact 80 . Further, no void is formed between the source/drain regions of the fin structures 20 .
- the side faces of the source/drain epitaxial layer 70 and the side faces of the conductive contact 80 are in direct contact with an inner wall of the opening of the ILD layer 50 .
- FIGS. 18 A and 18 B show one of the various stages of sequential processes for manufacturing a semiconductor device having FinFETs with a flat-top source/drain epitaxial layer according to another embodiment of the present disclosure.
- FIGS. 18 A and 18 B are top views after the source/drain epitaxial layer is formed.
- the shape of the contact opening in a top (plan) view has rounded corners in some embodiments as shown in FIG. 18 A .
- the shape of the opening 58 is oval as shown in FIG. 18 B .
- the source/drain epitaxial layer 70 has a cylindrical shape with a top view being oval, circular or polygonal with round corners, into which the fin structures 20 penetrate from the bottom.
- FIGS. 19 A and 19 B show the various stages of sequential processes for manufacturing a semiconductor device having FinFETs with a flat-top source/drain epitaxial layer according to another embodiment of the present disclosure.
- FIGS. 19 A and 19 B are cross sectional views corresponding to line Y 1 -Y 1 of FIG. 19 B .
- the contact opening 58 is formed as shown in FIGS. 12 A and 12 B , a part of the side faces of the ILD layer 50 forming the opening is over etched to form a concave portion 59 , as shown in FIG. 19 A .
- the concave portion 59 is formed due to a change in etching condition (e.g., gases, powers, etc) during the etching of the ILD layer 50 to form the opening 58 . Depending on the timing of the change, the location of the concave portion 59 changes.
- the concave portion 59 is formed at a level between the top of the fin structure 20 and the upper surface of the isolation insulating layer 30 , as shown in FIG. 19 A .
- the concave portion 59 is formed at a level of the top of the fin structure 20 , and in certain embodiments, the concave portion 59 is formed at a level higher than the top of the fin structure 20 .
- the source/drain epitaxial layer 70 has a convex portion corresponding to the concave portion 59 , as shown in FIG. 19 B .
- the depth (maximum depth) T 1 of the convex portion 59 from the side face of the opening is in a range from about 2 nm to about 30 nm in some embodiments.
- two or more convex portions 59 are formed at different levels of one side face of the opening.
- FIG. 20 A shows a cross sectional view of a semiconductor device having FinFETs with a flat-top source/drain epitaxial layer according to another embodiment of the present disclosure.
- a silicide layer 78 is formed between the interfacial semiconductor layer 75 and the contact 80 .
- the silicide layer 78 includes one or more of WSi, CoSi, NiSi, TiSi, MoSi and TaSi.
- FIG. 20 B shows a cross sectional view of a semiconductor device having FinFETs with a flat-top source/drain epitaxial layer according to another embodiment of the present disclosure.
- the source/drain region 24 is made of a different material than the substrate 10 .
- the contact opening 58 is formed as shown in FIGS. 12 A and 12 B .
- the source/drain region of the fin structures 20 are recessed to or below the level of the upper surface of the isolation insulating layer 30 .
- a source/drain semiconductor region 24 is formed over the recessed fin structures.
- the substrate 10 is Si
- the source/drain semiconductor region 24 is Ge or Si 1-z Ge z , where 0.3 ⁇ z ⁇ 1.
- two or more semiconductor layers are used as the source/drain semiconductor region 24 .
- FIGS. 20 C and 20 D show cross sectional views of a semiconductor device having FinFETs with a flat-top source/drain epitaxial layer according to other embodiments of the present disclosure.
- FIG. 20 C only one fin structure (source/drain region) 20 is disposed in the opening 58 and is covered by the source/drain epitaxial layer 70 .
- FIG. 20 D three fin structures (source/drain regions) 20 are disposed in the opening 58 and are covered by the source/drain epitaxial layer 70 .
- the number of the fin structures in the opening 58 can be more than three and may be up to 10.
- FIGS. 21 A- 24 B show sequential processes for manufacturing a semiconductor device having FinFETs with a flat-top source/drain epitaxial layer according to another embodiment of the present disclosure. It is understood that additional operations can be provided before, during, and after processes shown by FIGS. 21 - 24 B , and some of the operations described below can be replaced or eliminated, for additional embodiments of the method. The order of the operations/processes may be interchangeable.
- FIGS. 21 A and 21 B a channel semiconductor layer 160 is epitaxially formed on the substrate 10 .
- FIG. 21 A is a cross sectional view corresponding to line Y 1 -Y 1 of FIG. 21 B .
- the substrate 10 is Si
- the channel semiconductor layer 160 is Ge or Si 1-z Ge z , where 0.3 ⁇ z ⁇ 1.
- a buffer semiconductor layer is formed between the substrate 10 and the channel semiconductor layer 160 .
- FIG. 22 A is a cross sectional view corresponding to line Y 1 -Y 1 of FIG. 22 B .
- FIG. 23 A is a cross sectional view corresponding to line Y 2 -Y 2 of FIG. 23 B .
- FIG. 24 A is a cross sectional view corresponding to line Y 1 -Y 1 of FIG. 24 B .
- the source/drain region of the fin structure 162 is Si 1-z Ge z , where 0.3 ⁇ z ⁇ 1
- the source/drain epitaxial layer 70 is Ge or Si 1-x Ge x , where z ⁇ x, doped with P and/or As.
- FIGS. 25 A- 34 B show sequential processes for manufacturing a semiconductor device having GAA FETs with a flat-top source/drain epitaxial layer according to another embodiment of the present disclosure. It is understood that additional operations can be provided before, during, and after processes shown by FIGS. 25 A- 34 B , and some of the operations described below can be replaced or eliminated, for additional embodiments of the method. The order of the operations/processes may be interchangeable.
- FIGS. 25 A- 26 B show various stages of sequential processes for manufacturing a semiconductor device having a GAA FET with a flat-top source/drain epitaxial layer according to another embodiment of the present disclosure.
- FIGS. 25 A and 26 A are cross sectional views corresponding to line Y 1 -Y 1 of FIGS. 25 B and 26 B .
- a buffer semiconductor layer 127 is formed over a substrate 10 . Then, first semiconductor layers 120 and second semiconductor layer 125 are alternately stacked over the buffer layer 127 as shown in FIGS. 26 A and 26 B .
- the substrate 10 is Si, the first semiconductor layers 120 are Si, and the buffer semiconductor layer 127 and second semiconductor layer 125 are Si 1-z Ge z , where 0.2 ⁇ z ⁇ 0.7.
- the substrate 10 is Si, the first semiconductor layers 120 are Ge or Si 1-x Ge x , where 0.5 ⁇ x ⁇ 1, and the buffer semiconductor layer 127 and second semiconductor layer 125 are Si 1-z Ge z , where 0.2 ⁇ z ⁇ 0.7 and z ⁇ x.
- the semiconductor material of the buffer layer 127 and that of the second semiconductor layer are different.
- the buffer semiconductor layer 127 , the first semiconductor layer 120 and the second semiconductor layer 125 are epitaxially formed by using CVD, MBE, ALD or any other suitable methods. In some embodiments, no buffer semiconductor layer 127 is formed.
- FIG. 27 is a cross sectional view corresponding to line Y 1 -Y 1 of FIG. 27 B .
- the fin structures 121 include multiple layers of the first semiconductor layers 120 and the second semiconductor layers 125 alternately stacked.
- the thickness of the buffer semiconductor layer 127 is greater than the thickness of each of the first semiconductor layers 120 .
- FIG. 27 A shows three first semiconductor layers 120 and four second semiconductor layers 125 , the number of the first and second semiconductor layer can be two, three or more than four and up to ten.
- FIG. 28 A is a cross sectional view corresponding to line Y 1 -Y 1 of FIG. 28 B .
- a part of the buffer semiconductor layer 127 is exposed in the opening 48 .
- the entire buffer semiconductor layer 127 is exposed, and in certain embodiments, the buffer semiconductor layer 127 is not exposed in the opening 48 .
- FIG. 29 A is a cross sectional view corresponding to line Y 1 -Y 1 of FIG. 29 B .
- the second semiconductor layers 125 can be selectively removed using a wet etchant such as, but not limited to, ammonium hydroxide (NH 4 OH), tetramethylammonium hydroxide (TMAH), ethylenediamine pyrocatechol (EDP), or potassium hydroxide (KOH) solution.
- a wet etchant such as, but not limited to, ammonium hydroxide (NH 4 OH), tetramethylammonium hydroxide (TMAH), ethylenediamine pyrocatechol (EDP), or potassium hydroxide (KOH) solution.
- TMAH tetramethylammonium hydroxide
- EDP ethylenediamine pyrocatechol
- KOH potassium hydroxide
- FIG. 30 A is a cross sectional view corresponding to line Y 2 -Y 2 of FIG. 30 B .
- FIG. 31 A is a cross sectional view corresponding to line Y 1 -Y 1 of FIG. 31 B .
- the source/drain regions of the fin structure 121 are exposed.
- FIG. 32 A is a cross sectional view corresponding to line Y 1 -Y 1 of FIG. 32 B .
- the second semiconductor layers 125 can be selectively removed using a wet etchant such as, but not limited to, ammonium hydroxide (NH 4 OH), tetramethylammonium hydroxide (TMAH), ethylenediamine pyrocatechol (EDP), or potassium hydroxide (KOH) solution.
- a wet etchant such as, but not limited to, ammonium hydroxide (NH 4 OH), tetramethylammonium hydroxide (TMAH), ethylenediamine pyrocatechol (EDP), or potassium hydroxide (KOH) solution.
- FIG. 33 A is a cross sectional view corresponding to line Y 1 -Y 1 of FIG. 33 B .
- the source/drain epitaxial layer 70 wraps around the source/drain region of the first semiconductor layers 121 . No void is formed in the source/drain opening 58 by the source/drain epitaxial layer 70 .
- FIG. 34 A is a cross sectional view corresponding to line Y 1 -Y 1 of FIG. 34 B .
- FinFETs and GAA FETs undergo further CMOS processes to form various features such as contacts/vias, interconnect metal layers, dielectric layers, passivation layers, etc.
- gate structures are first formed and then a source/drain epitaxial layer is formed.
- the source/drain epitaxial layer and the interfacial semiconductor layer are formed while dummy gate structures are maintained, and then the gate structures are formed be removing the dummy gate structures.
- one or more dielectric or other layers are formed after the interfacial semiconductor layer is formed, and these layers are patterned to form the conductive contact.
- FIGS. 35 A- 36 B show simulation results of contact resistance.
- FIG. 35 A which is a top (plan) view of a structure used in the simulation.
- Two contacts 280 are disposed over four groups of nano wires 280 .
- the two contacts 280 are separated by a contact spacing CT.
- Three different contact structures shown in FIGS. 35 B (structure B), 35 C (structure C) and 35 D (structure D) are tested.
- nine nano wires 220 made of Ge are stacked in the vertical direction, and a source/drain epitaxial layer 270 made of Ge:P surrounds the nano wires.
- contact 280 is formed in contact with the source/drain epitaxial layer 270 .
- the contact 280 wraps around the source/drain epitaxial layer 270 with a contact resistance of 2 ⁇ 10 ⁇ 19 ⁇ cm 2 for all at three faces (the top and two sides).
- the contact 280 wraps around the source/drain epitaxial layer 270 with a contact resistance of 2 ⁇ 10 ⁇ 19 ⁇ cm 2 only for the top face and with a contact resistance of 1 ⁇ 10 ⁇ 17 ⁇ cm 2 for the two side faces, for example. Due to process conditions or some other factors, the contact resistance of the side faces becomes higher than that of the top face.
- the contact 280 is formed on the top face of the source/drain epitaxial layer 270 with a contact resistance of 2 ⁇ 10 ⁇ 19 ⁇ cm 2 .
- FIGS. 36 A and 36 B show calculated total resistance between two contacts 280 .
- the total resistance includes a resistance of the nano wires and the contact resistance (two components, left and right).
- FIG. 36 A is a case in which the pitch P of the group of nano wires is 24 nm
- FIG. 36 B is a case in which the pitch P of the group of nano wires is 48 nm.
- the structure D which corresponds to the embodiments of the present disclosure, shows lower contact resistance values than the structure C, which corresponds to the manufactured case.
- an opening is formed in an interlayer dielectric layer such that a source/drain region is exposed in the opening.
- a first semiconductor layer is formed to fully cover the exposed source/drain region within the opening.
- a heating process is performed to make an upper surface of the first semiconductor layer substantially flat.
- a conductive contact layer is formed over the first semiconductor layer.
- a second semiconductor layer is formed over the first semiconductor layer and an upper surface of the interlayer dielectric layer.
- the first semiconductor layer is Ge or Si 1-x Ge x , where 0.3 ⁇ x ⁇ 1.
- the first semiconductor layer is doped with phosphorous. In one or more of the foregoing or following embodiments, the first semiconductor layer is epitaxially formed at a substrate temperature in a range from 350° C. to 410° C., and the heating process is performed at the substrate temperature in a range from 410° C. to 470° C. In one or more of the foregoing or following embodiments, the second semiconductor layer is Si or Si 1-y Ge y , where 0 ⁇ y ⁇ 0.3, and the second semiconductor layer is formed at a substrate temperature in a range from 410° C. to 470° C. In one or more of the foregoing or following embodiments, the second semiconductor layer is amorphous or polycrystalline.
- the second semiconductor layer is doped with phosphorous. In one or more of the foregoing or following embodiments, no void is formed at a bottom or sides of the first semiconductor layer. In one or more of the foregoing or following embodiments, side faces of the first semiconductor layer and side faces of the conductive contact are in contact with an inner wall of the opening.
- an opening is formed in an interlayer dielectric layer such that a source/drain region of a fin structure is exposed in the opening.
- the source/drain region of the fin structure protrudes from an isolation insulating layer.
- a first semiconductor layer is formed by an epitaxial growth to fully cover the exposed source/drain region within the opening.
- a heating process is performed to reflow the first semiconductor layer.
- a second semiconductor layer is formed over the first semiconductor layer.
- a conductive contact layer is formed on the second semiconductor layer.
- the thickness variation of the first semiconductor layer in the opening is more than or equal to 0.2 nm.
- the first and second semiconductor layers are annealed.
- the annealing operation is performed by a laser annealing method.
- the forming the first semiconductor layer, the performing the heating process and the forming the second semiconductor layer are performed in a same manufacturing apparatus.
- the heating process and the forming the second semiconductor layer are performed at a same substrate temperature.
- a growth rate of the first semiconductor layer is in a range from 5 nm/min to 15 nm/min.
- an opening is formed in an interlayer dielectric layer such that source/drain regions are exposed in the opening.
- a first semiconductor layer is formed to fully cover the exposed source/drain regions within the opening.
- a heating process is performed to make an upper surface of the first semiconductor layer substantially flat.
- a conductive contact layer is formed over the first semiconductor layer.
- the source/drain regions are (i) portions of multiple fins protruding from an isolation insulating layer, or (ii) portions of semiconductor wires horizontally extending over the isolation insulating layer.
- a semiconductor device includes a gate structure disposed over a channel semiconductor layer, a source/drain region disposed on a side of the channel semiconductor layer, a first epitaxial semiconductor layer covering the source/drain region, a conductive contact disposed over the first epitaxial semiconductor layer, and a dielectric layer having an opening, a lower portion of which is filled by the first epitaxial semiconductor layer and an upper portion of which is filled by the conductive contact.
- the semiconductor device further includes a second semiconductor layer disposed in the opening between the first epitaxial semiconductor layer and the conductive contact and between the dielectric layer and the conductive contact.
- the first epitaxial semiconductor layer is Ge or Si 1-x Ge x , where 0.3 ⁇ x ⁇ 1. In one or more of the foregoing or following embodiments, the first epitaxial semiconductor layer is doped with phosphorous in an amount of 1 ⁇ 10 19 atoms/cm 3 to 1 ⁇ 10 20 atoms/cm 3 . In one or more of the foregoing or following embodiments, the second semiconductor layer is Si or Si 1-y Ge y , where 0 ⁇ y ⁇ 0.3. In one or more of the foregoing or following embodiments, the second semiconductor layer is amorphous or polycrystalline.
- the second semiconductor layer is doped with phosphorous in an amount of 1 ⁇ 10 20 atoms/cm 3 to 1 ⁇ 10 21 atoms/cm 3 .
- the source/drain region is Ge or Si 1-z Ge z , where 0.3 ⁇ z ⁇ 1.
- no void is formed at a bottom or sides of the first epitaxial semiconductor layer.
- side faces of the first epitaxial semiconductor layer and side faces of the conductive contact are in contact with an inner wall of the opening.
- a thickness variation of the first epitaxial semiconductor layer in the opening is less than or equal to 5 nm. In one or more of the foregoing or following embodiments, the thickness variation of the first epitaxial semiconductor layer in the opening is more than or equal to 0.2 nm. In one or more of the foregoing or following embodiments, the first epitaxial semiconductor layer is doped with boron in an amount of 1 ⁇ 10 19 atoms/cm 3 to 1 ⁇ 10 20 atoms/cm 3 . In one or more of the foregoing or following embodiments, the first epitaxial semiconductor layer is doped with gallium in an amount of 1 ⁇ 10 19 atoms/cm 3 to 1 ⁇ 10 20 atoms/cm 3 .
- a semiconductor device includes channel semiconductor layers disposed over a substrate, source/drain regions disposed on sides of the channel semiconductor layers, a gate structure disposed over at least one of the channel semiconductor layers, a first semiconductor layer covering the source/drain regions, a second semiconductor layer made of a different material than the first semiconductor layer and disposed on the first semiconductor layer, a conductive contact disposed over the second semiconductor layer, and a dielectric layer having an opening, a lower portion of which is filled by the first epitaxial semiconductor layer and an upper portion of which is filled by the second semiconductor layer and the conductive contact.
- a thickness variation of the first epitaxial semiconductor layer in the opening is less than or equal to 5.0 nm. In one or more of the foregoing or following embodiments, a thickness variation of the first epitaxial semiconductor layer in the opening is less than or equal to 3.0 nm. In one or more of the foregoing or following embodiments, the thickness variation of the first epitaxial semiconductor layer in the opening is more than or equal to 0.2 nm. In one or more of the foregoing or following embodiments, no void is formed between the source/drain regions.
- a semiconductor device includes semiconductor wires arranged in a vertical direction over a substrate, and having channel regions and source/drain regions, respectively, a gate structure surrounding the channel regions, a first semiconductor layer covering the source/drain regions, a second semiconductor layer made of a different material than the first semiconductor layer and disposed on the first semiconductor layer, and a conductive contact disposed over the second semiconductor layer.
- a thickness variation of the first epitaxial semiconductor layer is less than or equal to 5.0 nm.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Computer Hardware Design (AREA)
- Ceramic Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Chemical & Material Sciences (AREA)
- Nanotechnology (AREA)
- Crystallography & Structural Chemistry (AREA)
- Theoretical Computer Science (AREA)
- Mathematical Physics (AREA)
- Materials Engineering (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
Abstract
In a method of manufacturing a semiconductor device, an opening is formed in an interlayer dielectric layer such that a source/drain region is exposed in the opening. A first semiconductor layer is formed to fully cover the exposed source/drain region within the opening. A heating process is performed to make an upper surface of the first semiconductor layer substantially flat. A conductive contact layer is formed over the first semiconductor layer.
Description
- This application is a continuation of U.S. patent application Ser. No. 17/722,867 filed Apr. 18, 2022, which is a continuation of U.S. patent application Ser. No. 16/370,668 filed on Mar. 29, 2019, now U.S. Pat. No. 11,309,417, which is a divisional of U.S. patent application Ser. No. 15/966,761 filed on Apr. 30, 2018, now U.S. Pat. No. 10,276,719, the entire content of each of which is incorporated herein by reference.
- The disclosure relates to a semiconductor integrated circuit, and more particularly to a semiconductor device having fin field effect transistors and their manufacturing process.
- As the semiconductor industry has progressed into nanometer technology process nodes in pursuit of higher device density, higher performance, and lower costs, challenges from both fabrication and design issues have resulted in the development of three-dimensional designs, such as a multi-gate field effect transistor (FET), including a fin FET (FinFET) and a gate-all-around (GAA) FET. In a FinFET, a gate electrode layer is adjacent to three side surfaces of a channel region with a gate dielectric layer interposed therebetween. Because the gate structure surrounds (wraps) the fin on three surfaces, the transistor essentially has three gates controlling the current through the fin or channel region. The current driving capacity of the FinFET is generally determined by a number of the fins, a fin width and a fin height at the channel region.
- The present disclosure is best understood from the following detailed description when read with the accompanying figures. It is emphasized that, in accordance with the standard practice in the industry, various features are not drawn to scale and are used for illustration purposes only. In fact, the dimensions of the various features may be arbitrarily increased or reduced for clarity of discussion.
-
FIGS. 1A and 1B show one of the various stages of sequential processes for manufacturing a semiconductor device according to an embodiment of the present disclosure. -
FIGS. 2A and 2B show one of the various stages of sequential processes for manufacturing a semiconductor device according to an embodiment of the present disclosure. -
FIGS. 3A and 3B show one of the various stages of sequential processes for manufacturing a semiconductor device according to an embodiment of the present disclosure. -
FIGS. 4A and 4B show one of the various stages of sequential processes for manufacturing a semiconductor device according to an embodiment of the present disclosure. -
FIGS. 5A and 5B show one of the various stages of sequential processes for manufacturing a semiconductor device according to an embodiment of the present disclosure. -
FIGS. 6A and 6B show one of the various stages of sequential processes for manufacturing a semiconductor device according to an embodiment of the present disclosure. -
FIGS. 7A and 7B show one of the various stages of sequential processes for manufacturing a semiconductor device according to an embodiment of the present disclosure. -
FIGS. 8A and 8B show one of the various stages of sequential processes for manufacturing a semiconductor device according to an embodiment of the present disclosure. -
FIGS. 9A and 9B show one of the various stages of sequential processes for manufacturing a semiconductor device according to an embodiment of the present disclosure. -
FIGS. 10A and 10B one of the various stages of sequential processes for manufacturing a semiconductor device according to an embodiment of the present disclosure. -
FIGS. 11A and 11B show one of the various stages of sequential processes for manufacturing a semiconductor device according to an embodiment of the present disclosure. -
FIGS. 12A and 12B show one of the various stages of sequential processes for manufacturing a semiconductor device according to an embodiment of the present disclosure. -
FIGS. 13A and 13B show one of the various stages of sequential processes for manufacturing a semiconductor device according to an embodiment of the present disclosure. -
FIGS. 14A, 14B, 14C and 14D show one of the various stages of sequential processes for manufacturing a semiconductor device according to an embodiment of the present disclosure. -
FIGS. 15A and 15B show one of the various stages of sequential processes for manufacturing a semiconductor device according to an embodiment of the present disclosure. -
FIGS. 16A and 16B show one of the various stages of sequential processes for manufacturing a semiconductor device according to an embodiment of the present disclosure. -
FIGS. 17A and 17B show one of the various stages of sequential processes for manufacturing a semiconductor device according to an embodiment of the present disclosure. -
FIGS. 18A and 18B show one of the various stages of sequential processes for manufacturing a semiconductor device according to another embodiment of the present disclosure. -
FIGS. 19A and 19B show stages of sequential processes for manufacturing a semiconductor device according to another embodiment of the present disclosure. -
FIGS. 20A, 2B, 20C and 20D show semiconductor devices according to other embodiments of the present disclosure. -
FIGS. 21A and 21B show one of the various stages of sequential processes for manufacturing a semiconductor device according to another embodiment of the present disclosure. -
FIGS. 22A and 22B show one of the various stages of sequential processes for manufacturing a semiconductor device according to another embodiment of the present disclosure. -
FIGS. 23A and 23B show one of the various stages of sequential processes for manufacturing a semiconductor device according to another embodiment of the present disclosure. -
FIGS. 24A and 24B show one of the various stages of sequential processes for manufacturing a semiconductor device according to another embodiment of the present disclosure. -
FIGS. 25A and 25B show one of the various stages of sequential processes for manufacturing a semiconductor device according to another embodiment of the present disclosure. -
FIGS. 26A and 26B show one of the various stages of sequential processes for manufacturing a semiconductor device according to another embodiment of the present disclosure. -
FIGS. 27A and 27B show one of the various stages of sequential processes for manufacturing a semiconductor device according to another embodiment of the present disclosure. -
FIGS. 28A and 28B show one of the various stages of sequential processes for manufacturing a semiconductor device according to another embodiment of the present disclosure. -
FIGS. 29A and 29B show one of the various stages of sequential processes for manufacturing a semiconductor device according to another embodiment of the present disclosure. -
FIGS. 30A and 30B show one of the various stages of sequential processes for manufacturing a semiconductor device according to another embodiment of the present disclosure. -
FIGS. 31A and 31B show one of the various stages of sequential processes for manufacturing a semiconductor device according to another embodiment of the present disclosure. -
FIGS. 32A and 32B show one of the various stages of sequential processes for manufacturing a semiconductor device according to another embodiment of the present disclosure. -
FIGS. 33A and 33B show one of the various stages of sequential processes for manufacturing a semiconductor device according to another embodiment of the present disclosure. -
FIGS. 34A and 34B show one of the various stages of sequential processes for manufacturing a semiconductor device according to another embodiment of the present disclosure. -
FIGS. 35A, 35B, 35C and 35D show simulation conditions. -
FIGS. 36A and 36B show simulated results. - It is to be understood that the following disclosure provides many different embodiments, or examples, for implementing different features of the invention. Specific embodiments or examples of components and arrangements are described below to simplify the present disclosure. These are, of course, merely examples and are not intended to be limiting. For example, dimensions of elements are not limited to the disclosed range or values, but may depend upon process conditions and/or desired properties of the device. Moreover, the formation of a first feature over or on a second feature in the description that follows may include embodiments in which the first and second features are formed in direct contact, and may also include embodiments in which additional features may be formed interposing the first and second features, such that the first and second features may not be in direct contact. Various features may be arbitrarily drawn in different scales for simplicity and clarity.
- Further, spatially relative terms, such as “beneath,” “below,” “lower,” “above,” “upper” and the like, may be used herein for ease of description to describe one element or feature's relationship to another element(s) or feature(s) as illustrated in the figures. The spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures. The apparatus may be otherwise oriented (rotated 90 degrees or at other orientations) and the spatially relative descriptors used herein may likewise be interpreted accordingly. In addition, the term “made of” may mean either “comprising” or “consisting of.” In this disclosure, the phrase “at least one of A, B and C means “A, B and/or C” (A, B, C, A+B, A+C, B+C A+B+C), and does not mean one from A, one from B and one from C, unless otherwise described.
- With the decrease of dimensions of semiconductor devices, for example, FinFETs and GAA FETs, structures and/or configurations of source/drain regions need to be improved to decrease contact resistance between a conductive contact (metallic layer) and the source/drain regions (semiconductor), and to provide appropriate stress to a channel region by the source/drain regions. To apply the stress to the source/drain regions of FinFETs or GAA FETs, one or more epitaxial semiconductor layers are formed. To decrease the contact resistance, a wrap-around contact that covers the top and side faces of the fin source/drain regions is employed.
- However, the source/drain epitaxial layer tends to have a diamond cross sectional shape connecting adjacent fin source/drain structures. In particular, a void is often formed between the fin structures, which causes various issues. In the wrap-around contact structure, no epitaxial semiconductor layer is generally formed, and thus the structure does not provide stress to the channel region. Further, even though the contact resistance can be reduced with the wrap-around structure, fin volume is reduced and thus fin resistance may increase.
- In the present disclosure, source/drain epitaxial structures having a flat top surface for FinFETs and GAA FETs and fabrication method thereof are provided.
- In the following embodiments, material, configurations, dimensions and/or processes of one embodiment may be employed in another embodiment, unless otherwise described, and detailed explanation thereof may be omitted. In the following embodiments, a semiconductor (e.g., Si, Ge, SiGe, etc), a semiconductor layer, and an epitaxial layer generally and the like refer to single crystalline, unless otherwise explained.
-
FIGS. 1-17B show sequential processes for manufacturing a semiconductor device having FinFETs with a flat-top source/drain epitaxial layer according to an embodiment of the present disclosure. It is understood that additional operations can be provided before, during, and after processes shown byFIGS. 1-17B , and some of the operations described below can be replaced or eliminated, for additional embodiments of the method. The order of the operations/processes may be interchangeable. InFIGS. 1-17B , the “A” figures (FIG. 1A, 2A , . . . ) show cross sectional views along the Y direction, and the “B” figures (FIGS. 1B, 2B , . . . ) show plan views (top views). -
FIGS. 1A and 1B show one of the various stages of sequential processes for manufacturing a semiconductor device having FinFETs with a flat-top source/drain epitaxial layer according to an embodiment of the present disclosure.FIG. 1A is a cross sectional view corresponding to line Y1-Y1 ofFIG. 1B . - As shown in
FIGS. 1A and 1B , asemiconductor substrate 10 is provided. In one embodiment, thesubstrate 10 includes a single crystalline semiconductor layer on at least its surface portion. Thesubstrate 10 may comprise a single crystalline semiconductor material such as, but not limited to Si, Ge, SiGe, GaAs, InSb, GaP, GaSb, InAlAs, InGaAs, GaSbP, GaAsSb and InP. In one embodiment, thesubstrate 10 is made of Si. - The
substrate 10 may include in its surface region, one or more buffer layers (not shown). The buffer layers can serve to gradually change the lattice constant from that of the substrate to that of the source/drain regions. The buffer layers may be formed from epitaxially grown single crystalline semiconductor materials such as, but not limited to Si, Ge, GeSn, SiGe, GaAs, InSb, GaP, GaSb, InAlAs, InGaAs, GaSbP, GaAsSb, GaN, GaP, and InP. In a particular embodiment, thesubstrate 10 comprises silicon germanium (SiGe) buffer layers epitaxially grown on thesilicon substrate 10. The germanium concentration of the SiGe buffer layers may increase from 30 atomic % germanium for the bottom-most buffer layer to 70 atomic % germanium for the top-most buffer layer. Thesubstrate 10 may include various regions that have been suitably doped with impurities (e.g., p-type or n-type conductivity). - As shown in
FIGS. 2A and 2B ,fin structures 20 are formed over asubstrate 10. Thefin structures 20 may be patterned by any suitable method. For example, the fin structures may be patterned using one or more photolithography processes, including double-patterning or multi-patterning processes. Generally, double-patterning or multi-patterning processes combine photolithography and self-aligned processes, allowing patterns to be created that have, for example, pitches smaller than what is otherwise obtainable using a single, direct photolithography process. For example, in one embodiment, a dummy layer is formed over a substrate and patterned using a photolithography process. Spacers are formed alongside the patterned dummy layer using a self-aligned process. The dummy layer is then removed, and the remaining spacers may then be used to pattern the fins. - In other embodiments, the fin structures can be patterned by using a
hard mask pattern 22 as an etching mask. In some embodiments, thehard mask pattern 22 includes a first mask layer and a second mask layer disposed on the first mask layer. The first mask layer is a pad oxide layer made of a silicon oxide, which can be formed by a thermal oxidation. The second mask layer is made of silicon nitride, which is formed by chemical vapor deposition (CVD), including low pressure CVD (LPCVD) and plasma enhanced CVD (PECVD), physical vapor deposition (PVD), atomic layer deposition (ALD), or other suitable process. The deposited hard mask layer is patterned into ahard mask pattern 22 by using patterning operations including photo-lithography and etching. Then, thesubstrate 10 is patterned by using the hard mask pattern intofin structures 20, both extending in the X direction. InFIGS. 2A and 2B , twofin structures 20 are arranged in the Y direction. But the number of the fin structures is not limited to two, and may be one or three or more. In some embodiments, one or more dummy fin structures are formed on both sides of the fin structures to improve pattern fidelity in the patterning operations. - The width of the upper portion of the
fin structures 20 along the Y direction is in a range from about 5 nm to about 40 nm in some embodiments, and is in a range from about 10 nm to about 20 nm in other embodiments. The height along the Z direction of the fin structure is in a range from about 100 nm to about 200 nm in some embodiments. -
FIGS. 3A and 3B show one of the various stages of sequential processes for manufacturing a semiconductor device having FinFETs with a flat-top source/drain epitaxial layer according to an embodiment of the present disclosure.FIG. 3A is a cross sectional view corresponding to line Y1-Y1 ofFIG. 3B . - After the
fin structures 20 are formed, a first insulatingmaterial layer 29 including one or more layers of insulating material is formed over thesubstrate 10 so that thefin structures 20 are fully embedded in the first insulatingmaterial layer 29. The insulating material for the first insulatingmaterial layer 29 may include silicon oxide, silicon nitride, silicon oxynitride (SiON), SiCN, fluorine-doped silicate glass (FSG), or a low-K dielectric material, formed by LPCVD (low pressure chemical vapor deposition), plasma-CVD or flowable CVD or any other suitable film formation methods. In some embodiments, the first insulatingmaterial layer 29 is made of silicon oxide. An annealing operation may be performed after the formation of the first insulatingmaterial layer 29. Then, a planarization operation, such as a chemical mechanical polishing (CMP) method and/or an etch-back method, is performed such that thehard mask patterns 22 are removed and upper surfaces of thefin structures 20 are exposed from the first insulatingmaterial layer 29 as shown inFIG. 3A . - In some embodiments, one or more fin liner layers 28 are formed over the fin structures before forming the first insulating
material layer 29. Thefin liner layer 28 may be made of silicon nitride or a silicon nitride-based material (e.g., SiON or SiCN). -
FIGS. 4A and 4B show one of the various stages of sequential processes for manufacturing a semiconductor device having FinFETs with a flat-top source/drain epitaxial layer according to an embodiment of the present disclosure.FIG. 4A is a cross sectional view corresponding to line Y1-Y1 ofFIG. 4B . - Then, as shown in
FIG. 4A , the first insulatingmaterial layer 29 is recessed to form a firstisolation insulating layer 30 so that the upper portions of thefin structures 20 are exposed. With this operation, thefin structures 20 are electrically separated from each other by the firstisolation insulating layer 30, which is also called a shallow trench isolation (STI). After the recess etching, the height H1 of the exposed fin structures is in a range from about 50 nm to about 100 nm in some embodiments, and is in a range from about 60 nm to about 80 nm in other embodiments. -
FIGS. 5A and 5B show one of the various stages of sequential processes for manufacturing a semiconductor device having FinFETs with a flat-top source/drain epitaxial layer according to an embodiment of the present disclosure.FIG. 5A is a cross sectional view corresponding to line Y1-Y1 ofFIG. 5B . - After the
isolation insulating layer 30 is formed, adummy gate structure 40 is formed, as shown inFIGS. 5A and 5B . Thedummy gate structure 40 includes a dummygate dielectric layer 41 and a dummygate electrode layer 42. The dummygate dielectric layer 41 includes one or more layers of insulating material, such as a silicon oxide-based material. In one embodiment, silicon oxide formed by CVD is used. The thickness of the dummygate dielectric layer 41 is in a range from about 1 nm to about 5 nm in some embodiments. - The
dummy gate structure 40 is formed by first blanket depositing the dummygate dielectric layer 41 over the exposedfin structures 20 and the upper surface of theisolation insulating layer 30. A dummygate electrode layer 42 is then blanket deposited on the dummygate dielectric layer 41, such that thefin structures 20 are fully embedded in the dummygate electrode layer 42. The dummygate electrode layer 42 includes silicon such as polycrystalline silicon (polysilicon) or amorphous silicon. In some embodiments, the dummygate electrode layer 42 is made of polysilicon. The thickness of the dummygate electrode layer 42 is in a range from about 100 nm to about 200 nm in some embodiments. In some embodiments, the dummygate electrode layer 42 is subjected to a planarization operation. The dummygate dielectric layer 41 and the dummygate electrode layer 42 are deposited using CVD, including LPCVD and PECVD, PVD, ALD, or other suitable process. Subsequently, a mask layer is formed over the dummy gate electrode layer. The mask layer can be a resist pattern or a hard mask pattern. - Next, a patterning operation is performed on the mask layer and the dummy
gate electrode layer 42 is patterned into thedummy gate structures 40, as shown inFIGS. 5A and 5B . By patterning the dummy gate structures, the upper portions of thefin structures 20, which are to be source/drain regions, are partially exposed on opposite sides of thedummy gate structures 40, as shown inFIG. 5B . In this disclosure, a source and a drain are interchangeably used and the structures thereof are substantially the same. InFIG. 5B , twodummy gate structures 40 are formed on twofin structures 20, respectively, and onedummy gate structure 40 is formed over twofin structures 20. However, the layout is not limited toFIG. 5B . - The width of the
dummy gate structures 40 in the Y direction is in a range from about 5 nm to about 30 nm in some embodiments, and is in a range from about 7 nm to about 15 nm in other embodiments. A pitch of the dummy gate structures is in a range from about 10 nm to about 50 nm in some embodiments, and is in a range from about 15 nm to about 40 nm in other embodiments. -
FIGS. 6A and 6B show one of the various stages of sequential processes for manufacturing a semiconductor device having FinFETs with a flat-top source/drain epitaxial layer according to an embodiment of the present disclosure.FIG. 6A is a cross sectional view corresponding to line Y2-Y2 ofFIG. 6B . - After the
dummy gate structures 40 are formed, a blanket layer of an insulating material forsidewall spacers 45 is conformally formed by using CVD or other suitable methods. The blanket layer is deposited in a conformal manner so that it is formed to have substantially equal thicknesses on vertical surfaces, such as the sidewalls, horizontal surfaces, and the top of the dummy gate structures. In some embodiments, the blanket layer is deposited to a thickness in a range from about 2 nm to about 20 nm. In one embodiment, the insulating material of the blanket layer is different from the materials of the first isolation insulating layer and the second isolation insulating layer, and is made of a silicon nitride-based material, such as silicon nitride, SiON, SiOCN or SiCN and combinations thereof. In some embodiments, the blanket layer (sidewall spacers 45) is made of silicon nitride. The sidewall spacers 45 are formed on opposite sidewalls of thedummy gate structures 40, by anisotropic etching, as shown inFIGS. 6A and 6B . -
FIGS. 7A and 7B show one of the various stages of sequential processes for manufacturing a semiconductor device having FinFETs with a flat-top source/drain epitaxial layer according to an embodiment of the present disclosure.FIG. 7A is a cross sectional view corresponding to line Y2-Y2 ofFIG. 7B . - Subsequently, an interlayer dielectric (ILD)
layer 50 is formed. The materials for theILD layer 50 include compounds comprising Si, O, C and/or H, such as silicon oxide, SiCOH and SiOC. Organic materials, such as polymers, may be used for theILD layer 50. After theILD layer 50 is formed, a planarization operation, such as CMP, is performed, so that the top portions of the dummy gate electrode layers of thedummy gate structures 40 are exposed, as shown inFIG. 7A . In some embodiments, a hard mask layer (not shown) is used to pattern thedummy gate structure 40, and the planarization operation removes the hard mask layer in some embodiments. -
FIGS. 8A and 8B show one of the various stages of sequential processes for manufacturing a semiconductor device having FinFETs with a flat-top source/drain epitaxial layer according to an embodiment of the present disclosure.FIG. 8A is a cross sectional view corresponding to line Y2-Y2 ofFIG. 8B . - Next, as shown in
FIGS. 8A and 8B , thedummy gate structures 40 are removed, thereby forminggate spaces 48, in which the upper portions of thefin structures 20 are exposed, respectively. The sidewall spacers 45 are not removed in some embodiments. - The
ILD layer 50 protects the S/D regions of thefin structures 20 during the removal of thedummy gate structures 40. Thedummy gate structures 40 can be removed using plasma dry etching and/or wet etching. When the dummy gate electrode layer is polysilicon and theILD layer 50 is silicon oxide, a wet etchant such as a tetramethylammonium hydroxide (TMAH) solution can be used to selectively remove the dummy gate electrode layer. The dummy gate dielectric layer is thereafter removed using plasma dry etching and/or wet etching. -
FIGS. 9A and 9B show one of the various stages of sequential processes for manufacturing a semiconductor device having FinFETs with a flat-top source/drain epitaxial layer according to an embodiment of the present disclosure.FIG. 9A is a cross sectional view corresponding to line Y2-Y2 ofFIG. 9B . - Then, a
gate dielectric layer 60 is formed over the exposedfin structures 20, which are channel regions, and the surrounding areas, as shown inFIGS. 9A and 9B . In certain embodiments, thegate dielectric layer 60 includes one or more layers of a dielectric material, such as silicon oxide, silicon nitride, or a high-k dielectric material, other suitable dielectric material, and/or combinations thereof. Examples of high-k dielectric materials include HfO2, HfSiO, HfSiON, HfTaO, HfTiO, HfZrO, zirconium oxide, aluminum oxide, titanium oxide, hafnium dioxide-alumina (HfO2—Al2O3) alloy, other suitable high-k dielectric materials, and/or combinations thereof. In some embodiments, thegate dielectric layer 60 includes an interfacial layer formed between the channel layers and the dielectric material, by using chemical oxidation. - The
gate dielectric layer 60 may be formed by CVD, ALD or any suitable method. In one embodiment, thegate dielectric layer 60 is formed using a highly conformal deposition process such as ALD in order to ensure the formation of a gate dielectric layer having a uniform thickness around each channel layers. The thickness of thegate dielectric layer 60 is in a range from about 1 nm to about 6 nm in one embodiment. -
FIGS. 10A and 10B andFIGS. 11A and 11BB show one of the various stages of sequential processes for manufacturing a semiconductor device having FinFETs with a flat-top source/drain epitaxial layer according to an embodiment of the present disclosure.FIG. 10A is a cross sectional view corresponding to line Y2-Y2 ofFIG. 10B .FIG. 11A is a cross sectional view corresponding to line Y1-Y1 ofFIG. 11B . - Subsequently, a
gate electrode layer 65 is formed on thegate dielectric layer 60. Thegate electrode layer 65 includes one or more layers of conductive material, such as polysilicon, aluminum, copper, titanium, tantalum, tungsten, cobalt, molybdenum, tantalum nitride, nickel silicide, cobalt silicide, TiN, WN, TiAl, TiAlN, TaCN, TaC, TaSiN, metal alloys, other suitable materials, and/or combinations thereof. - The
gate electrode layer 65 may be formed by CVD, ALD, electro-plating, or other suitable method. Thegate dielectric layer 60 and theelectrode layer 65 are also deposited over the upper surface of theILD layer 50. The gate dielectric layer and the gate electrode layer formed over theILD layer 50 are then planarized by using, for example, CMP, until the top surface of theILD layer 50 is revealed, as shown inFIG. 10A . - In certain embodiments of the present disclosure, one or more work function adjustment layers (not shown) are interposed between the
gate dielectric layer 60 and thegate electrode layer 65. The work function adjustment layers are made of a conductive material such as a single layer of TiN, TaN, TaAlC, TiC, TaC, Co, Al, TiAl, HfTi, TiSi, TaSi or TiAlC, or a multilayer of two or more of these materials. For the n-channel FET, one or more of TaN, TaAlC, TiN, TiC, Co, TiAl, HfTi, TiSi and TaSi is used as the work function adjustment layer, and for the p-channel FET, one or more of TiAlC, Al, TiAl, TaN, TaAlC, TiN, TiC and Co is used as the work function adjustment layer. The work function adjustment layer may be formed by ALD, PVD, CVD, e-beam evaporation, or other suitable process. Further, the work function adjustment layer may be formed separately for the n-channel FET and the p-channel FET which may use different metal layers. -
FIG. 11A shows the source/drain regions of thefin structures 20 after thegate electrode layer 65 is formed. As shown inFIG. 11A , the source/drain regions of thefin structures 20 are covered by theILD layer 50. -
FIGS. 12A and 12B show one of the various stages of sequential processes for manufacturing a semiconductor device having FinFETs with a flat-top source/drain epitaxial layer according to an embodiment of the present disclosure.FIG. 12A is a cross sectional view corresponding to line Y1-Y1 ofFIG. 12B . - As shown in
FIGS. 12A and 12B , theILD layer 50 is patterned by one or more lithography and etching operations, thereby forming a source/drain opening 58. In the source/drain opening 58, the source/drain regions of thefin structure 20 are exposed. - In some embodiments, the source/drain regions of the
fin structure 20 are doped with appropriate dopants before or after the source/drain opening 58 is formed. InFIGS. 12A and 12B , one source/drain opening 58 is formed to expose twofin structures 20. However, the configuration is not limited to this. In some embodiments, one source/drain opening 58 is formed over only one fin structure, and in other embodiments, one source/drain opening 58 is formed over three or more fin structures. -
FIGS. 13A and 13B show one of the various stages of sequential processes for manufacturing a semiconductor device having FinFETs with a flat-top source/drain epitaxial layer according to an embodiment of the present disclosure.FIG. 13A is a cross sectional view corresponding to line Y1-Y1 ofFIG. 13B . - After the source/
drain opening 58 is formed and the source/drain regions of thefin structures 20 are exposed, one or more source/drain epitaxial semiconductor layers 70 are formed over thefin structures 20 as shown inFIGS. 13A and 13B . In some embodiments, the source/drain epitaxial layer 70 includes Ge doped with phosphorous (Ge:P) or Si1-xGex doped with P (SiGe:P), where 0.3<x<1, for n-type FETs. In certain embodiments, 0.3<x, or 0.5<x<0.8. - In some embodiments, an amount of P in the Ge:P layer or the SiGe:P layer is in a range from about 1×1019 atoms/cm3 to 1×1020 atoms/cm3. In other embodiments, the amount of P is in a range from about 2×1019 atoms/cm3 to 8×1019 atoms/cm3. In other embodiments, boron (B) is doped for p-type FETs, in a range from about 1×1019 atoms/cm3 to 1×1020 atoms/cm3, or in a range from about 2×1019 atoms/cm3 to 8×1019 atoms/cm3.
- The Ge:P layer can be epitaxially formed on the source/drain regions of the
fin structures 20 by using a metal-organic CVD (MOCVD), molecular beam epitaxy (MBE), ALD or any other film formation methods. In some embodiments, a Ge2H6 gas is used as a source gas of Ge. In some embodiments, a Si2H6 gas is used as a source gas of Si. In certain embodiments, instead of or, in addition to, Ge2H6 and/or Si2H6, GeH4 and/or SiH4 is used. One or more inert gas, such as H2, He, Ar and/or N2, is used as a dilution gas. - During the epitaxial formation of the Ge:P layer or the SiGe:P layer, a substrate temperature is maintained at a range from about 350° C. to about 410° C. in some embodiments. The substrate temperature is a temperature of a hot plate or a wafer holder/stage. In other embodiments, the substrate temperature is in a range from about 380° C. to about 400° C. When a Ge2H6 gas and/or a Si2H6 gas is used, it is possible to epitaxially form the Ge or
SiGe layer 70 at a relatively low temperature of less than about 400° C. The source/drain epitaxial layer 70 can be selectively formed from thesemiconductor fin structures 20, and is not formed on the upper surface of theILD layer 50. A doping gas is PH3 for phosphorous, AsH3 for arsenic or B2H6 for boron. - The source/
drain epitaxial layer 70 is formed such that a thickness H2 of the source/drain epitaxial layer 70 above the fin structures is in a range from about 10 nm to about 100 nm in some embodiments, and is in a range from about 20 nm to about 60 nm in other embodiments. As shown inFIG. 13A , the source/drain epitaxial layer 70 as deposited has an uneven surface. In some embodiments, the source/drain epitaxial layer 70 has a highest portion and a lowest portion measured from thesubstrate 10, and the difference between the highest portion and the lowest portion H3 is in a range from about from about 10 nm to about 100 nm in some embodiments, and is in a range from about 20 nm to about 60 nm in other embodiments. The lowest portion is located between the two fin structures in some embodiments, and is located at the interface between the source/drain epitaxial layer 70 and theILD layer 50 in other embodiments. Further, as shown inFIG. 13A , no void is formed in the source/drain opening 58 between the source/drain epitaxial layer 70 and theisolation insulating layer 30 and between the source/drain epitaxial layer 70 and theILD layer 50. -
FIGS. 14A and 14B show one of the various stages of sequential processes for manufacturing a semiconductor device having FinFETs with a flat-top source/drain epitaxial layer according to an embodiment of the present disclosure.FIG. 14A is a cross sectional view corresponding to line Y1-Y1 ofFIG. 14B . - After the source/
drain epitaxial layer 70 is formed, a thermal annealing operation is optionally performed to flatten the surface of the source/drain epitaxial layer 70, as shown inFIGS. 14A and 14B . The annealing operation is performed by heating the substrate at a temperature in a range from about 410° C. to about 470° C. in some embodiment, and in a range from about 440° C. to about 460° C. in other embodiments. The annealing operation is performed for a time duration in a range from about 100 sec to about 500 sec in some embodiments, and in a range from about 250 sec to 350 sec in other embodiments. In some embodiments, the annealing operation is performed in the same manufacturing apparatus, in particular, in the same process chamber as the process of forming the source/drain epitaxial layer 70. In certain embodiments, after the process gas(es) for the epitaxial growth is/are stopped, and then the substrate temperature is increased to the annealing temperature. Thus, the annealing operation is performed without exposing the substrate (the source/drain epitaxial layer) to the atmosphere, in particular to an oxygen containing atmosphere. In some embodiments, during the annealing operation, an inert gas, such as H2, He, Ar and/or N2, is supplied. By the annealing operation, the upper surface of the source/drain epitaxial layer 70 becomes substantially flat. In other embodiments, a planarization operation, such as an etch-back operation or a chemical mechanical polishing operation, is employed to flatten the upper surface of the source/drain epitaxial layer 70. - In certain embodiments, a laser annealing operation is performed to flatten the source/
drain epitaxial layer 70. In such a case, a laser beam is selectively applied only to the source/drain area avoiding the gate structure. In some embodiments, the source/drain epitaxial layer is heated to about 800° C. to about 1000° C. in some embodiments. The time duration of applying the laser to the source/drain region is in a range from about 0.1 nsec to 1000 nsec in some embodiments, and is in a range from about 1 nsec to 100 nsec in other embodiments. - In some embodiments, the distance H4 between the top of the
fin structure 20 and the upper surface of the source/drain epitaxial layer 70 is in a range from about 5 nm to about 90 nm in some embodiments, and is in a range from about 10 nm to about 50 nm in other embodiments. The thickness H5 of the source/drain epitaxial layer 70 from the upper surface of theisolation insulating layer 30 is in a range from about 55 nm to about 190 nm in some embodiments, and is in a range from about 70 nm to about 130 nm in other embodiments. - In some embodiments, the upper surface of the source/
drain epitaxial layer 70 is not completely flat. As shown inFIGS. 14C and 14D , the thickness (flatness) variation D1, which is the difference between the maximum thickness Hmax and the minimum thickness Hmin of the source/drain epitaxial layer 70, is less than about 5 nm in some embodiments. In certain embodiments, the variation D1 is more than 0 nm or more than about 0.2 nm. In other embodiment, the variation D1 is in a range from about 0.3 nm to about 3 nm. In some embodiments, the upper surface of the source/drain epitaxial layer has a convex shape, as shown inFIG. 14C , and the maximum thickness is located at the interface between the source/drain epitaxial layer and theILD layer 50. In certain embodiments, the minimum thickness is located between the two fin structures or at the other interface between the source/drain epitaxial layer and theILD layer 50. In other embodiments, the upper surface of the source/drain epitaxial layer has a wavy shape, as shown inFIG. 14D . In some embodiments, by adjusting epitaxial growth conditions, the upper surface of the source/drain epitaxial layer 70 is made flat without an additional heating operation as set forth above. -
FIGS. 15A and 15B show one of the various stages of sequential processes for manufacturing a semiconductor device having FinFETs with a flat-top source/drain epitaxial layer according to an embodiment of the present disclosure.FIG. 15A is a cross sectional view corresponding to line Y1-Y1 ofFIG. 15B . - After the heating (annealing) process, an
interfacial layer 75 is formed over the source/drain epitaxial layer 70, as shown inFIGS. 15A and 15B . In some embodiments, theinterfacial layer 75 is made of a semiconductor material. The semiconductor material for the interfacial layer includes Si or Si1-yGey, where 0<y<0.3. In some embodiments, phosphorous (P) and/or arsenic (As) is doped in the semiconductorinterfacial layer 75. In other embodiments, boron (B) is doped. The doping amount in theinterfacial semiconductor layer 75 is in a range from about 1×1020 atoms/cm3 to 1×1021 atoms/cm3 in some embodiments, and is in a range from about 2×1020 atoms/cm3 to 8×1020 atoms/cm3 in other embodiments. In certain embodiments, Si doped with P is used as theinterfacial semiconductor layer 75. In some embodiments, theinterfacial semiconductor layer 75 is non-single crystalline, and is amorphous and/or poly crystalline. - The
interfacial semiconductor layer 75 can be formed on the source/drain epitaxial layer by using a metal-organic CVD (MOCVD), ALD or any other film formation methods. In some embodiments, one or more of SiH4, Si2H6, Si3H8, Si4H10, GeH4 and Ge2H6 are used as a source gas. In certain embodiments, Si3H8 and PH3 are used to form a Si:P layer. During the epitaxial formation of theinterfacial semiconductor layer 75, a substrate temperature is maintained at a range from about 410° C. to about 470° C. in some embodiments. In other embodiments, the substrate temperature is in a range from about 440° C. to about 460° C. In certain embodiments, the substrate temperature for forming the interfacial semiconductor layer is the same or substantially the same as that in the annealing operation. In other embodiments, a change in the substrate temperature between the annealing operation and the formation of the interfacial layer is within ±10° C. (substantially the same). - The thickness H6 of the
interfacial semiconductor layer 75 is in a range from about 5 nm to about 50 nm in some embodiments, and is in a range from about 10 nm to 30 nm in other embodiments. As shown inFIG. 15A , in some embodiments, theinterfacial semiconductor layer 75 is also formed on theILD layer 50. In other words, theinterfacial semiconductor layer 75 is conformally formed. - In some embodiments, the formation of the
interfacial layer 75 is performed in the same manufacturing apparatus, in particular, in the same process chamber as the annealing operation. In certain embodiments, after the intended annealing time passes, the process gas for theinterfacial layer 75 is supplied. Thus, the formation of theinterfacial layer 75 is performed without exposing the substrate (the flattened source/drain epitaxial layer) to the atmosphere, in particular to an oxygen containing atmosphere. -
FIGS. 16A and 16B show one of the various stages of sequential processes for manufacturing a semiconductor device having FinFETs with a flat-top source/drain epitaxial layer according to an embodiment of the present disclosure.FIG. 16A is a cross sectional view corresponding to line Y1-Y1 ofFIG. 16B . - In some embodiments, an
ion implantation operation 72 is performed to implant additional dopant to the source/drain epitaxial layer 70, as shown inFIGS. 16A and 16B . In some embodiments, P and/or As are implanted. In other embodiments, B (BF2) is implanted. In some embodiments, a laser annealing operation is performed to activate the dopants (doped impurities) in the source/drain epitaxial layer 70. In such a case, a laser beam is selectively applied only to the source/drain area, avoiding the gate structure. In some embodiments, the source/drain epitaxial layer is heated to about 800° C. to about 1000° C. in some embodiments. The laser annealing may be performed without performing theion implantation operation 72. -
FIGS. 17A and 17B show one of the various stages of sequential processes for manufacturing a semiconductor device having FinFETs with a flat-top source/drain epitaxial layer according to an embodiment of the present disclosure.FIG. 17A is a cross sectional view corresponding to line Y1-Y1 ofFIG. 17B . - After the
interfacial layer 75 is formed, aconductive contact 80 is formed, as shown inFIGS. 17A and 17B . One or more layers of conductive materials are formed in the remaining portion of thecontact opening 58. One or more layers of conductive materials are formed in and over the contact openings and then a planarization operation, such as a CMP operation, is performed to formcontact 80, as shown inFIGS. 17A and 17B . In some embodiments, thecontact 80 includes aliner layer 82 and abody layer 82. The liner layer is a barrier layer and/or a glue (adhesion) layer. In some embodiments, a Ti layer is formed on theinterfacial layer 75 and a TiN or TaN layer is formed on the Ti layer, as theliner layer 82. Thebody layer 84 includes one or more layers of Co, Ni, W, Ti, Ta, Cu and Al, or any other suitable material. - As shown in
FIGS. 17A and 17B , theconductive contact 80 is in contact with only the upper surface of the source/drain epitaxial layer 70 via theinterfacial semiconductor layer 75, and thus does not form a wrap-around contact structure in which side faces of a source/drain region and/or a source/drain epitaxial layer are covered by the conductive contact. TheILD layer 50 has a contact opening (58), and a lower portion of the contact opening is filled by the source/drain epitaxial layer 70 and an upper portion of the contact opening is filled by theinterfacial semiconductor layer 75 and theconductive contact 80. Further, no void is formed between the source/drain regions of thefin structures 20. In some embodiments, the side faces of the source/drain epitaxial layer 70 and the side faces of theconductive contact 80 are in direct contact with an inner wall of the opening of theILD layer 50. -
FIGS. 18A and 18B show one of the various stages of sequential processes for manufacturing a semiconductor device having FinFETs with a flat-top source/drain epitaxial layer according to another embodiment of the present disclosure.FIGS. 18A and 18B are top views after the source/drain epitaxial layer is formed. - When the
contact opening 58 is formed as shown inFIGS. 12A and 12B , the shape of the contact opening in a top (plan) view has rounded corners in some embodiments as shown inFIG. 18A . In certain embodiments, when the liner side (e.g., along the Y direction) of theopening 58 is small, the shape of theopening 58 is oval as shown inFIG. 18B . Thus, the source/drain epitaxial layer 70 has a cylindrical shape with a top view being oval, circular or polygonal with round corners, into which thefin structures 20 penetrate from the bottom. -
FIGS. 19A and 19B show the various stages of sequential processes for manufacturing a semiconductor device having FinFETs with a flat-top source/drain epitaxial layer according to another embodiment of the present disclosure.FIGS. 19A and 19B are cross sectional views corresponding to line Y1-Y1 ofFIG. 19B . - When the
contact opening 58 is formed as shown inFIGS. 12A and 12B , a part of the side faces of theILD layer 50 forming the opening is over etched to form aconcave portion 59, as shown inFIG. 19A . Theconcave portion 59 is formed due to a change in etching condition (e.g., gases, powers, etc) during the etching of theILD layer 50 to form theopening 58. Depending on the timing of the change, the location of theconcave portion 59 changes. In some embodiments, theconcave portion 59 is formed at a level between the top of thefin structure 20 and the upper surface of theisolation insulating layer 30, as shown inFIG. 19A . In other embodiments, theconcave portion 59 is formed at a level of the top of thefin structure 20, and in certain embodiments, theconcave portion 59 is formed at a level higher than the top of thefin structure 20. After the source/drain epitaxial layer 70 is formed, the source/drain epitaxial layer has a convex portion corresponding to theconcave portion 59, as shown inFIG. 19B . The depth (maximum depth) T1 of theconvex portion 59 from the side face of the opening is in a range from about 2 nm to about 30 nm in some embodiments. In some embodiments, two or moreconvex portions 59 are formed at different levels of one side face of the opening. -
FIG. 20A shows a cross sectional view of a semiconductor device having FinFETs with a flat-top source/drain epitaxial layer according to another embodiment of the present disclosure. In this embodiment, asilicide layer 78 is formed between theinterfacial semiconductor layer 75 and thecontact 80. In some embodiments, thesilicide layer 78 includes one or more of WSi, CoSi, NiSi, TiSi, MoSi and TaSi. -
FIG. 20B shows a cross sectional view of a semiconductor device having FinFETs with a flat-top source/drain epitaxial layer according to another embodiment of the present disclosure. In this embodiment, the source/drain region 24 is made of a different material than thesubstrate 10. After thecontact opening 58 is formed as shown inFIGS. 12A and 12B , the source/drain region of thefin structures 20 are recessed to or below the level of the upper surface of theisolation insulating layer 30. Then, by using an epitaxial growth method, a source/drain semiconductor region 24 is formed over the recessed fin structures. In some embodiments, when thesubstrate 10 is Si, the source/drain semiconductor region 24 is Ge or Si1-zGez, where 0.3<z<1. In other embodiments, two or more semiconductor layers are used as the source/drain semiconductor region 24. -
FIGS. 20C and 20D show cross sectional views of a semiconductor device having FinFETs with a flat-top source/drain epitaxial layer according to other embodiments of the present disclosure. InFIG. 20C , only one fin structure (source/drain region) 20 is disposed in theopening 58 and is covered by the source/drain epitaxial layer 70. InFIG. 20D , three fin structures (source/drain regions) 20 are disposed in theopening 58 and are covered by the source/drain epitaxial layer 70. The number of the fin structures in theopening 58 can be more than three and may be up to 10. -
FIGS. 21A-24B show sequential processes for manufacturing a semiconductor device having FinFETs with a flat-top source/drain epitaxial layer according to another embodiment of the present disclosure. It is understood that additional operations can be provided before, during, and after processes shown byFIGS. 21-24B , and some of the operations described below can be replaced or eliminated, for additional embodiments of the method. The order of the operations/processes may be interchangeable. - As shown in
FIGS. 21A and 21B , achannel semiconductor layer 160 is epitaxially formed on thesubstrate 10.FIG. 21A is a cross sectional view corresponding to line Y1-Y1 ofFIG. 21B . In some embodiments, thesubstrate 10 is Si, and thechannel semiconductor layer 160 is Ge or Si1-zGez, where 0.3<z<1. In some embodiments, a buffer semiconductor layer is formed between thesubstrate 10 and thechannel semiconductor layer 160. - By using the similar operations explained with respect to
FIGS. 2A-4B ,fin structures 162 protruding from theisolation insulating layer 30 are formed, as shown inFIGS. 22A and 22B .FIG. 22A is a cross sectional view corresponding to line Y1-Y1 ofFIG. 22B . - By using the similar operations explained with respect to
FIGS. 5A-11B ,gate structures 65 are formed, as shown inFIGS. 23A and 23B .FIG. 23A is a cross sectional view corresponding to line Y2-Y2 ofFIG. 23B . - By using the similar operations explained with respect to
FIGS. 12A-17B ,conductive contacts 80 are formed, as shown inFIGS. 24A and 24B .FIG. 24A is a cross sectional view corresponding to line Y1-Y1 ofFIG. 24B . In some embodiments, the source/drain region of thefin structure 162 is Si1-zGez, where 0.3<z<1, and the source/drain epitaxial layer 70 is Ge or Si1-xGex, where z<x, doped with P and/or As. -
FIGS. 25A-34B show sequential processes for manufacturing a semiconductor device having GAA FETs with a flat-top source/drain epitaxial layer according to another embodiment of the present disclosure. It is understood that additional operations can be provided before, during, and after processes shown byFIGS. 25A-34B , and some of the operations described below can be replaced or eliminated, for additional embodiments of the method. The order of the operations/processes may be interchangeable. -
FIGS. 25A-26B show various stages of sequential processes for manufacturing a semiconductor device having a GAA FET with a flat-top source/drain epitaxial layer according to another embodiment of the present disclosure.FIGS. 25A and 26A are cross sectional views corresponding to line Y1-Y1 ofFIGS. 25B and 26B . - As shown in
FIG. 25A , abuffer semiconductor layer 127 is formed over asubstrate 10. Then, first semiconductor layers 120 andsecond semiconductor layer 125 are alternately stacked over thebuffer layer 127 as shown inFIGS. 26A and 26B . - In some embodiments, the
substrate 10 is Si, the first semiconductor layers 120 are Si, and thebuffer semiconductor layer 127 andsecond semiconductor layer 125 are Si1-zGez, where 0.2<z<0.7. In other embodiments, thesubstrate 10 is Si, the first semiconductor layers 120 are Ge or Si1-xGex, where 0.5<x<1, and thebuffer semiconductor layer 127 andsecond semiconductor layer 125 are Si1-zGez, where 0.2<z<0.7 and z<x. In other embodiments, the semiconductor material of thebuffer layer 127 and that of the second semiconductor layer are different. Thebuffer semiconductor layer 127, thefirst semiconductor layer 120 and thesecond semiconductor layer 125 are epitaxially formed by using CVD, MBE, ALD or any other suitable methods. In some embodiments, nobuffer semiconductor layer 127 is formed. - By using the similar operations explained with respect to
FIGS. 2A-4B ,fin structures 121 protruding from theisolation insulating layer 30 are formed, as shown inFIGS. 27A and 27B .FIG. 27 is a cross sectional view corresponding to line Y1-Y1 ofFIG. 27B . - As shown in
FIG. 27A , thefin structures 121 include multiple layers of the first semiconductor layers 120 and the second semiconductor layers 125 alternately stacked. In some embodiments, the thickness of thebuffer semiconductor layer 127 is greater than the thickness of each of the first semiconductor layers 120. AlthoughFIG. 27A shows three first semiconductor layers 120 and four second semiconductor layers 125, the number of the first and second semiconductor layer can be two, three or more than four and up to ten. - By using the similar operations explained with respect to
FIGS. 5A-8B ,gate spaces 48 are formed, in which the upper portions of thefin structures 121 are exposed, respectively, as shown inFIGS. 28A and 28B .FIG. 28A is a cross sectional view corresponding to line Y1-Y1 ofFIG. 28B . In some embodiments, a part of thebuffer semiconductor layer 127 is exposed in theopening 48. In other embodiments, the entirebuffer semiconductor layer 127 is exposed, and in certain embodiments, thebuffer semiconductor layer 127 is not exposed in theopening 48. - Then, the
buffer semiconductor layer 127 and the second semiconductor layers 125 are removed in thegate opening 48, as shown inFIGS. 29A and 29B .FIG. 29A is a cross sectional view corresponding to line Y1-Y1 ofFIG. 29B . The second semiconductor layers 125 can be selectively removed using a wet etchant such as, but not limited to, ammonium hydroxide (NH4OH), tetramethylammonium hydroxide (TMAH), ethylenediamine pyrocatechol (EDP), or potassium hydroxide (KOH) solution. Thus, semiconductor wires are formed of the first semiconductor layers 120. - Then, by using the similar operations explained with respect to
FIGS. 9A-10B ,gate structures 65 are formed, as shown inFIGS. 30A and 30B .FIG. 30A is a cross sectional view corresponding to line Y2-Y2 ofFIG. 30B . - Further, by using the similar operations explained with respect to
FIGS. 11A-12B , a source/drain opening 58 is formed by patterning theILD layer 50 using one or more lithography and etching operations, as shown inFIGS. 31A and 31B .FIG. 31A is a cross sectional view corresponding to line Y1-Y1 ofFIG. 31B . In theopening 58, the source/drain regions of thefin structure 121 are exposed. - Then, the
buffer semiconductor layer 127 and the second semiconductor layers 125 are removed in the source/drain opening 58, as shown inFIGS. 32A and 32B .FIG. 32A is a cross sectional view corresponding to line Y1-Y1 ofFIG. 32B . The second semiconductor layers 125 can be selectively removed using a wet etchant such as, but not limited to, ammonium hydroxide (NH4OH), tetramethylammonium hydroxide (TMAH), ethylenediamine pyrocatechol (EDP), or potassium hydroxide (KOH) solution. - Subsequently, by using the similar operations explained with respect to
FIGS. 13A-14B , a source/drain epitaxial layer 70 is formed, as shown inFIGS. 33A and 33B .FIG. 33A is a cross sectional view corresponding to line Y1-Y1 ofFIG. 33B . As shown inFIG. 33A , the source/drain epitaxial layer 70 wraps around the source/drain region of the first semiconductor layers 121. No void is formed in the source/drain opening 58 by the source/drain epitaxial layer 70. - Further, by using the similar operations explained with respect to
FIGS. 17A-17B , ainterfacial layer 75 and aconductive contact 80 are formed, as shown inFIGS. 34A and 34B .FIG. 34A is a cross sectional view corresponding to line Y1-Y1 ofFIG. 34B . - It is understood that the FinFETs and GAA FETs undergo further CMOS processes to form various features such as contacts/vias, interconnect metal layers, dielectric layers, passivation layers, etc.
- In the foregoing embodiments, gate structures are first formed and then a source/drain epitaxial layer is formed. In other embodiments, the source/drain epitaxial layer and the interfacial semiconductor layer are formed while dummy gate structures are maintained, and then the gate structures are formed be removing the dummy gate structures. In such a case, one or more dielectric or other layers are formed after the interfacial semiconductor layer is formed, and these layers are patterned to form the conductive contact.
-
FIGS. 35A-36B show simulation results of contact resistance. As shown inFIG. 35A , which is a top (plan) view of a structure used in the simulation. Twocontacts 280 are disposed over four groups ofnano wires 280. The twocontacts 280 are separated by a contact spacing CT. Three different contact structures shown inFIGS. 35B (structure B), 35C (structure C) and 35D (structure D) are tested. In the structures B-D, ninenano wires 220 made of Ge are stacked in the vertical direction, and a source/drain epitaxial layer 270 made of Ge:P surrounds the nano wires. Further, contact 280 is formed in contact with the source/drain epitaxial layer 270. In structure B, which corresponds to an ideal case, thecontact 280 wraps around the source/drain epitaxial layer 270 with a contact resistance of 2×10−19 Ωcm2 for all at three faces (the top and two sides). In structure C, which corresponds to a manufactured GAA FET case by a current production method, thecontact 280 wraps around the source/drain epitaxial layer 270 with a contact resistance of 2×10−19 Ωcm2 only for the top face and with a contact resistance of 1×10−17 Ωcm2 for the two side faces, for example. Due to process conditions or some other factors, the contact resistance of the side faces becomes higher than that of the top face. For example, when a laser annealing is utilized, only the top of the epitaxial layer is effectively treated by the laser to decrease the contact resistance. In structure D, which corresponds to embodiments of the present disclosure, thecontact 280 is formed on the top face of the source/drain epitaxial layer 270 with a contact resistance of 2×10−19 Ωcm2. -
FIGS. 36A and 36B show calculated total resistance between twocontacts 280. The total resistance includes a resistance of the nano wires and the contact resistance (two components, left and right).FIG. 36A is a case in which the pitch P of the group of nano wires is 24 nm, andFIG. 36B is a case in which the pitch P of the group of nano wires is 48 nm. As shown inFIGS. 36A and 36B , the structure D, which corresponds to the embodiments of the present disclosure, shows lower contact resistance values than the structure C, which corresponds to the manufactured case. - The various embodiments or examples described herein offer several advantages over the existing art. For example, in the present disclosure, by using a flat-top source/drain epitaxial layer with a conductive contact contacting on the flat-top, it is possible to reduce a contact resistance at a source/drain region of a FinFET or a GAA FET. Further, by providing a larger volume of the source/drain epitaxial layer than a wrap-around contact structure, it is possible to provide a higher amount of stress from the source/drain epitaxial layer to a channel region of FETs.
- It will be understood that not all advantages have been necessarily discussed herein, no particular advantage is required for all embodiments or examples, and other embodiments or examples may offer different advantages.
- In accordance with one aspect of the present disclosure, in a method of manufacturing a semiconductor device, an opening is formed in an interlayer dielectric layer such that a source/drain region is exposed in the opening. A first semiconductor layer is formed to fully cover the exposed source/drain region within the opening. A heating process is performed to make an upper surface of the first semiconductor layer substantially flat. A conductive contact layer is formed over the first semiconductor layer. In one or more of the foregoing or following embodiments, after the heating process is performed and before the conductive contact is formed, a second semiconductor layer is formed over the first semiconductor layer and an upper surface of the interlayer dielectric layer. In one or more of the foregoing or following embodiments, the first semiconductor layer is Ge or Si1-xGex, where 0.3<x<1. In one or more of the foregoing or following embodiments, the first semiconductor layer is doped with phosphorous. In one or more of the foregoing or following embodiments, the first semiconductor layer is epitaxially formed at a substrate temperature in a range from 350° C. to 410° C., and the heating process is performed at the substrate temperature in a range from 410° C. to 470° C. In one or more of the foregoing or following embodiments, the second semiconductor layer is Si or Si1-yGey, where 0<y<0.3, and the second semiconductor layer is formed at a substrate temperature in a range from 410° C. to 470° C. In one or more of the foregoing or following embodiments, the second semiconductor layer is amorphous or polycrystalline. In one or more of the foregoing or following embodiments, the second semiconductor layer is doped with phosphorous. In one or more of the foregoing or following embodiments, no void is formed at a bottom or sides of the first semiconductor layer. In one or more of the foregoing or following embodiments, side faces of the first semiconductor layer and side faces of the conductive contact are in contact with an inner wall of the opening.
- In accordance with another aspect of the preset disclosure, in a method of manufacturing a semiconductor device, an opening is formed in an interlayer dielectric layer such that a source/drain region of a fin structure is exposed in the opening. The source/drain region of the fin structure protrudes from an isolation insulating layer. A first semiconductor layer is formed by an epitaxial growth to fully cover the exposed source/drain region within the opening. A heating process is performed to reflow the first semiconductor layer. A second semiconductor layer is formed over the first semiconductor layer. A conductive contact layer is formed on the second semiconductor layer. In one or more of the foregoing or following embodiments, after the heating process is performed, a thickness variation of the first semiconductor layer in the opening is less than or equal to 5 nm. In one or more of the foregoing or following embodiments, after the heating process is performed, the thickness variation of the first semiconductor layer in the opening is more than or equal to 0.2 nm. In one or more of the foregoing or following embodiments, after the second semiconductor layer is formed and before the conductive contact is formed, the first and second semiconductor layers are annealed. In one or more of the foregoing or following embodiments, the annealing operation is performed by a laser annealing method. In one or more of the foregoing or following embodiments, the forming the first semiconductor layer, the performing the heating process and the forming the second semiconductor layer are performed in a same manufacturing apparatus. In one or more of the foregoing or following embodiments, the heating process and the forming the second semiconductor layer are performed at a same substrate temperature. In one or more of the foregoing or following embodiments, a growth rate of the first semiconductor layer is in a range from 5 nm/min to 15 nm/min.
- In accordance with another aspect of the present disclosure, in a method of manufacturing a semiconductor device, an opening is formed in an interlayer dielectric layer such that source/drain regions are exposed in the opening. A first semiconductor layer is formed to fully cover the exposed source/drain regions within the opening. A heating process is performed to make an upper surface of the first semiconductor layer substantially flat. A conductive contact layer is formed over the first semiconductor layer. In one or more of the foregoing or following embodiments, the source/drain regions are (i) portions of multiple fins protruding from an isolation insulating layer, or (ii) portions of semiconductor wires horizontally extending over the isolation insulating layer.
- In accordance with one aspect of the present disclosure, a semiconductor device includes a gate structure disposed over a channel semiconductor layer, a source/drain region disposed on a side of the channel semiconductor layer, a first epitaxial semiconductor layer covering the source/drain region, a conductive contact disposed over the first epitaxial semiconductor layer, and a dielectric layer having an opening, a lower portion of which is filled by the first epitaxial semiconductor layer and an upper portion of which is filled by the conductive contact. In one or more of the foregoing or following embodiments, the semiconductor device further includes a second semiconductor layer disposed in the opening between the first epitaxial semiconductor layer and the conductive contact and between the dielectric layer and the conductive contact. In one or more of the foregoing or following embodiments, the first epitaxial semiconductor layer is Ge or Si1-xGex, where 0.3<x<1. In one or more of the foregoing or following embodiments, the first epitaxial semiconductor layer is doped with phosphorous in an amount of 1×1019 atoms/cm3 to 1×1020 atoms/cm3. In one or more of the foregoing or following embodiments, the second semiconductor layer is Si or Si1-yGey, where 0<y<0.3. In one or more of the foregoing or following embodiments, the second semiconductor layer is amorphous or polycrystalline. In one or more of the foregoing or following embodiments, the second semiconductor layer is doped with phosphorous in an amount of 1×1020 atoms/cm3 to 1×1021 atoms/cm3. In one or more of the foregoing or following embodiments, the source/drain region is Ge or Si1-zGez, where 0.3<z<1. In one or more of the foregoing or following embodiments, no void is formed at a bottom or sides of the first epitaxial semiconductor layer. In one or more of the foregoing or following embodiments, side faces of the first epitaxial semiconductor layer and side faces of the conductive contact are in contact with an inner wall of the opening. In one or more of the foregoing or following embodiments, a thickness variation of the first epitaxial semiconductor layer in the opening is less than or equal to 5 nm. In one or more of the foregoing or following embodiments, the thickness variation of the first epitaxial semiconductor layer in the opening is more than or equal to 0.2 nm. In one or more of the foregoing or following embodiments, the first epitaxial semiconductor layer is doped with boron in an amount of 1×1019 atoms/cm3 to 1×1020 atoms/cm3. In one or more of the foregoing or following embodiments, the first epitaxial semiconductor layer is doped with gallium in an amount of 1×1019 atoms/cm3 to 1×1020 atoms/cm3.
- In accordance with another aspect of the present disclosure, a semiconductor device includes channel semiconductor layers disposed over a substrate, source/drain regions disposed on sides of the channel semiconductor layers, a gate structure disposed over at least one of the channel semiconductor layers, a first semiconductor layer covering the source/drain regions, a second semiconductor layer made of a different material than the first semiconductor layer and disposed on the first semiconductor layer, a conductive contact disposed over the second semiconductor layer, and a dielectric layer having an opening, a lower portion of which is filled by the first epitaxial semiconductor layer and an upper portion of which is filled by the second semiconductor layer and the conductive contact. In one or more of the foregoing or following embodiments, a thickness variation of the first epitaxial semiconductor layer in the opening is less than or equal to 5.0 nm. In one or more of the foregoing or following embodiments, a thickness variation of the first epitaxial semiconductor layer in the opening is less than or equal to 3.0 nm. In one or more of the foregoing or following embodiments, the thickness variation of the first epitaxial semiconductor layer in the opening is more than or equal to 0.2 nm. In one or more of the foregoing or following embodiments, no void is formed between the source/drain regions.
- In accordance with another aspect of the present disclosure, a semiconductor device includes semiconductor wires arranged in a vertical direction over a substrate, and having channel regions and source/drain regions, respectively, a gate structure surrounding the channel regions, a first semiconductor layer covering the source/drain regions, a second semiconductor layer made of a different material than the first semiconductor layer and disposed on the first semiconductor layer, and a conductive contact disposed over the second semiconductor layer. A thickness variation of the first epitaxial semiconductor layer is less than or equal to 5.0 nm.
- The foregoing outlines features of several embodiments or examples so that those skilled in the art may better understand the aspects of the present disclosure. Those skilled in the art should appreciate that they may readily use the present disclosure as a basis for designing or modifying other processes and structures for carrying out the same purposes and/or achieving the same advantages of the embodiments or examples introduced herein. Those skilled in the art should also realize that such equivalent constructions do not depart from the spirit and scope of the present disclosure, and that they may make various changes, substitutions, and alterations herein without departing from the spirit and scope of the present disclosure.
Claims (20)
1. A method of manufacturing a semiconductor device, the method comprising:
forming a fin structure, in which first semiconductor layers and second semiconductor layers are alternately stacked over a bottom fin structure;
forming an interlayer dielectric (ILD) layer over the fin structure;
forming an opening in the ILD layer such that a source/drain region of the fin structure is exposed in the opening;
removing the first semiconductor layers from the source/drain region of the fin structure is exposed in the opening;
forming a third semiconductor layer to fully wrap around each of the first semiconductor layers within the opening;
performing a heating process to make an upper surface of the third semiconductor layer substantially flat; and
forming a conductive contact layer over the first semiconductor layer.
2. The method of claim 1 , further comprising, after the heating process is performed and before the conductive contact is formed, forming a fourth semiconductor layer over the third semiconductor layer and an upper surface of the interlayer dielectric layer.
3. The method of claim 1 , wherein the third semiconductor layer is Ge or Si1-xGex, where 0.3<x<1.
4. The method of claim 3 , wherein the third semiconductor layer is doped with phosphorous.
5. The method of claim 3 , wherein:
the third semiconductor layer is epitaxially formed at a substrate temperature in a range from 350° C. to 410° C., and
the heating process is performed at the substrate temperature in a range from 410° C. to 470° C.
6. The method of claim 3 , wherein:
the fourth semiconductor layer is Si or Si1-yGey, where 0<y<0.3, and
the fourth semiconductor layer is formed at a substrate temperature in a range from 410° C. to 470° C.
7. The method of claim 6 , wherein the fourth semiconductor layer is amorphous or polycrystalline.
8. The method of claim 6 , wherein the fourth semiconductor layer is doped with phosphorous.
9. The method of claim 1 , wherein no void is formed at a bottom or sides of the third semiconductor layer.
10. The method of claim 1 , wherein side faces of the third semiconductor layer and side faces of the conductive contact are in contact with an inner wall of the opening.
11. A method of manufacturing a semiconductor device, the method comprising:
forming a fin structure, in which first semiconductor layers and second semiconductor layers are alternately stacked over a bottom fin structure, a source/drain region of the fin structure protruding from an isolation insulating layer;
forming an interlayer dielectric (ILD) layer over the fin structure;
forming an opening in the ILD layer such that a source/drain region of the fin structure is exposed in the opening;
removing the first semiconductor layers from the source/drain region of the fin structure is exposed in the opening;
forming a third semiconductor layer to fully wrap around each of the first semiconductor layers within the opening;
performing a heating process to reflow the third semiconductor layer;
forming a fourth semiconductor layer over the third semiconductor layer; and
forming a conductive contact layer on the fourth semiconductor layer.
12. The method of claim 11 , wherein after the heating process is performed, a thickness variation of the third semiconductor layer in the opening is less than or equal to 5 nm.
13. The method of claim 12 , wherein after the heating process is performed, the thickness variation of the third semiconductor layer in the opening is more than or equal to 0.2 nm.
14. The method of claim 11 , further comprising, after the fourth semiconductor layer is formed and before the conductive contact is formed, annealing the third and fourth semiconductor layers.
15. The method of claim 14 , wherein the annealing operation is performed by a laser annealing method.
16. The method of claim 11 , wherein the forming the third semiconductor layer, the performing the heating process and the forming the fourth semiconductor layer are performed in a same manufacturing apparatus.
17. The method of claim 11 , wherein the heating process and the forming the fourth semiconductor layer are performed at a same substrate temperature.
18. The method of claim 11 , wherein a growth rate of the third semiconductor layer is in a range from 5 nm/min to 15 nm/min.
19. A method of manufacturing a semiconductor device, the method comprising:
forming a fin structure, in which first semiconductor layers and second semiconductor layers are alternately stacked over a bottom fin structure, a source/drain region of the fin structure protruding from an isolation insulating layer;
forming an interlayer dielectric (ILD) layer over the fin structure;
forming an opening in the ILD layer such that a source/drain region of the fin structure is exposed in the opening;
removing the first semiconductor layers from the source/drain region of the fin structure is exposed in the opening;
forming a third semiconductor layer to fully wrap around each of the first semiconductor layers within the opening;
performing a heating process to make an upper surface of the third semiconductor layer substantially flat; and
forming a conductive contact layer over the third semiconductor layer.
20. The method of claim 19 , wherein the source/drain regions are (i) portions of multiple fins protruding from an isolation insulating layer, or (ii) portions of semiconductor wires horizontally extending over the isolation insulating layer.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US18/232,734 US20230387306A1 (en) | 2018-04-30 | 2023-08-10 | Method of manufacturing a semiconductor device and a semiconductor device |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/966,761 US10276719B1 (en) | 2018-04-30 | 2018-04-30 | Method of manufacturing a semiconductor device and a semiconductor device |
US16/370,668 US11309417B2 (en) | 2018-04-30 | 2019-03-29 | Method of manufacturing a semiconductor device and a semiconductor device |
US17/722,867 US11830947B2 (en) | 2018-04-30 | 2022-04-18 | Method of manufacturing a semiconductor device and a semiconductor device |
US18/232,734 US20230387306A1 (en) | 2018-04-30 | 2023-08-10 | Method of manufacturing a semiconductor device and a semiconductor device |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US17/722,867 Continuation US11830947B2 (en) | 2018-04-30 | 2022-04-18 | Method of manufacturing a semiconductor device and a semiconductor device |
Publications (1)
Publication Number | Publication Date |
---|---|
US20230387306A1 true US20230387306A1 (en) | 2023-11-30 |
Family
ID=66248382
Family Applications (4)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/966,761 Active US10276719B1 (en) | 2018-04-30 | 2018-04-30 | Method of manufacturing a semiconductor device and a semiconductor device |
US16/370,668 Active US11309417B2 (en) | 2018-04-30 | 2019-03-29 | Method of manufacturing a semiconductor device and a semiconductor device |
US17/722,867 Active US11830947B2 (en) | 2018-04-30 | 2022-04-18 | Method of manufacturing a semiconductor device and a semiconductor device |
US18/232,734 Pending US20230387306A1 (en) | 2018-04-30 | 2023-08-10 | Method of manufacturing a semiconductor device and a semiconductor device |
Family Applications Before (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/966,761 Active US10276719B1 (en) | 2018-04-30 | 2018-04-30 | Method of manufacturing a semiconductor device and a semiconductor device |
US16/370,668 Active US11309417B2 (en) | 2018-04-30 | 2019-03-29 | Method of manufacturing a semiconductor device and a semiconductor device |
US17/722,867 Active US11830947B2 (en) | 2018-04-30 | 2022-04-18 | Method of manufacturing a semiconductor device and a semiconductor device |
Country Status (3)
Country | Link |
---|---|
US (4) | US10276719B1 (en) |
CN (1) | CN110416158B (en) |
TW (1) | TWI683369B (en) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10916638B2 (en) * | 2018-09-18 | 2021-02-09 | International Business Machines Corporation | Vertical fin field effect transistor devices with reduced top source/drain variability and lower resistance |
KR20200136688A (en) * | 2019-05-28 | 2020-12-08 | 삼성전자주식회사 | Semiconductor device and method of fabricating the same |
CN113629145A (en) * | 2020-05-09 | 2021-11-09 | 中芯国际集成电路制造(上海)有限公司 | Semiconductor structure and forming method thereof |
US20220416050A1 (en) * | 2021-06-25 | 2022-12-29 | Intel Corporation | Low germanium, high boron silicon rich capping layer for pmos contact resistance thermal stability |
Family Cites Families (31)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP5234239B2 (en) * | 2005-07-06 | 2013-07-10 | セイコーエプソン株式会社 | Semiconductor device |
US7719062B2 (en) * | 2006-12-29 | 2010-05-18 | Intel Corporation | Tuned tensile stress low resistivity slot contact structure for n-type transistor performance enhancement |
DE102010029527B4 (en) * | 2010-05-31 | 2012-04-05 | Globalfoundries Dresden Module One Limited Liability Company & Co. Kg | A method of fabricating a multi-gate self-aligned transistor on a bulk substrate |
US8669155B2 (en) * | 2010-09-03 | 2014-03-11 | Institute of Microelectronics, Chinese Academy of Sciences | Hybrid channel semiconductor device and method for forming the same |
CN102543744B (en) * | 2010-12-29 | 2014-12-24 | 中芯国际集成电路制造(北京)有限公司 | Transistor and manufacturing method thereof |
CN102569394B (en) * | 2010-12-29 | 2014-12-03 | 中芯国际集成电路制造(北京)有限公司 | Transistor and manufacture method thereof |
CN103000524B (en) * | 2011-09-13 | 2016-03-23 | 中芯国际集成电路制造(上海)有限公司 | Fin FET and manufacture method thereof |
US9236267B2 (en) | 2012-02-09 | 2016-01-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Cut-mask patterning process for fin-like field effect transistor (FinFET) device |
US8735252B2 (en) * | 2012-06-07 | 2014-05-27 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of semiconductor integrated circuit fabrication |
US10535735B2 (en) * | 2012-06-29 | 2020-01-14 | Intel Corporation | Contact resistance reduced P-MOS transistors employing Ge-rich contact layer |
CN103545213B (en) * | 2012-07-16 | 2016-12-28 | 中国科学院微电子研究所 | Semiconductor device and manufacture method thereof |
US9105741B2 (en) * | 2012-09-13 | 2015-08-11 | International Business Machines Corporation | Method of replacement source/drain for 3D CMOS transistors |
US8823065B2 (en) * | 2012-11-08 | 2014-09-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Contact structure of semiconductor device |
US8900959B2 (en) * | 2013-03-12 | 2014-12-02 | International Business Machines Corporation | Non-replacement gate nanomesh field effect transistor with pad regions |
KR102107034B1 (en) * | 2013-11-13 | 2020-05-07 | 삼성전기주식회사 | Printed circuit board, semiconductor package having the same and method for manufacturing the same |
US9136106B2 (en) | 2013-12-19 | 2015-09-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method for integrated circuit patterning |
US9257537B2 (en) | 2013-12-27 | 2016-02-09 | International Business Machines Corporation | Finfet including improved epitaxial topology |
US9786774B2 (en) | 2014-06-27 | 2017-10-10 | Taiwan Semiconductor Manufacturing Company, Ltd. | Metal gate of gate-all-around transistor |
US9881993B2 (en) | 2014-06-27 | 2018-01-30 | Taiwan Semiconductor Manufacturing Company Limited | Method of forming semiconductor structure with horizontal gate all around structure |
US9608116B2 (en) | 2014-06-27 | 2017-03-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | FINFETs with wrap-around silicide and method forming the same |
US10043774B2 (en) * | 2015-02-13 | 2018-08-07 | Taiwan Semiconductor Manufacturing Co., Ltd. | Integrated circuit packaging substrate, semiconductor package, and manufacturing method |
US9536738B2 (en) | 2015-02-13 | 2017-01-03 | Taiwan Semiconductor Manufacturing Company, Ltd. | Vertical gate all around (VGAA) devices and methods of manufacturing the same |
US9520466B2 (en) | 2015-03-16 | 2016-12-13 | Taiwan Semiconductor Manufacturing Company, Ltd. | Vertical gate-all-around field effect transistors and methods of forming same |
US9853101B2 (en) | 2015-10-07 | 2017-12-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Strained nanowire CMOS device and method of forming |
US9502265B1 (en) | 2015-11-04 | 2016-11-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Vertical gate all around (VGAA) transistors and methods of forming the same |
US9520482B1 (en) | 2015-11-13 | 2016-12-13 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of cutting metal gate |
US10164012B2 (en) * | 2015-11-30 | 2018-12-25 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device and manufacturing method thereof |
US9431399B1 (en) * | 2015-12-15 | 2016-08-30 | International Business Machines Corporation | Method for forming merged contact for semiconductor device |
US9972537B2 (en) * | 2016-02-24 | 2018-05-15 | Globalfoundries Inc. | Methods of forming graphene contacts on source/drain regions of FinFET devices |
WO2018063248A1 (en) * | 2016-09-29 | 2018-04-05 | Intel Corporation | Group iii-v material transistors employing nitride-based dopant diffusion barrier layer |
US11121030B2 (en) * | 2017-03-30 | 2021-09-14 | Intel Corporation | Transistors employing carbon-based etch stop layer for preserving source/drain material during contact trench etch |
-
2018
- 2018-04-30 US US15/966,761 patent/US10276719B1/en active Active
- 2018-09-04 TW TW107131018A patent/TWI683369B/en active
- 2018-11-20 CN CN201811381333.8A patent/CN110416158B/en active Active
-
2019
- 2019-03-29 US US16/370,668 patent/US11309417B2/en active Active
-
2022
- 2022-04-18 US US17/722,867 patent/US11830947B2/en active Active
-
2023
- 2023-08-10 US US18/232,734 patent/US20230387306A1/en active Pending
Also Published As
Publication number | Publication date |
---|---|
US10276719B1 (en) | 2019-04-30 |
TW201946156A (en) | 2019-12-01 |
TWI683369B (en) | 2020-01-21 |
US11830947B2 (en) | 2023-11-28 |
US20190334027A1 (en) | 2019-10-31 |
US11309417B2 (en) | 2022-04-19 |
US20220246753A1 (en) | 2022-08-04 |
CN110416158B (en) | 2022-06-03 |
CN110416158A (en) | 2019-11-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11594615B2 (en) | Semiconductor device and method of manufacturing the same | |
US11776852B2 (en) | Method of manufacturing a semiconductor device and a semiconductor device | |
US20210265464A1 (en) | Semiconductor device and manufacturing method thereof | |
US11848242B2 (en) | Method of manufacturing a semiconductor device and a semiconductor device | |
US11830947B2 (en) | Method of manufacturing a semiconductor device and a semiconductor device | |
US11101360B2 (en) | Method of manufacturing a semiconductor device and a semiconductor device | |
US11823957B2 (en) | Method of manufacturing a semiconductor device and a semiconductor device | |
US11855211B2 (en) | Method of manufacturing a semiconductor device and a semiconductor device | |
US20230411215A1 (en) | Method of manufacturing a semiconductor device and a semiconductor device | |
US20220384196A1 (en) | Method of manufacturing a semiconductor device and a semiconductor device | |
US20220367687A1 (en) | Method of manufacturing a semiconductor device and a semiconductor device | |
US20230387270A1 (en) | Method of manufacturing a semiconductor device and a semiconductor device | |
US11742404B2 (en) | Method of manufacturing a semiconductor device and a semiconductor device | |
US20230352550A1 (en) | Method of manufacturing a semiconductor device and a semiconductor device | |
US11189728B2 (en) | Method of manufacturing a semiconductor device and a semiconductor device | |
US20220352035A1 (en) | Semiconductor device and manufacturing method thereof | |
US11973144B2 (en) | Method of manufacturing a semiconductor and a semiconductor device | |
US11824103B2 (en) | Method of manufacturing a semiconductor device and a semiconductor device | |
US20230377984A1 (en) | Method of manufacturing a semiconductor device and a semiconductor device | |
US11410889B2 (en) | Semiconductor device and manufacturing method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
AS | Assignment |
Owner name: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD., TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:DURIEZ, BLANDINE;VAN DAL, MARK;HOLLAND, MARTIN CHRISTOPHER;AND OTHERS;SIGNING DATES FROM 20180106 TO 20180604;REEL/FRAME:065794/0701 |