US20230246033A1 - Fin field effect transistor with merged drift region - Google Patents
Fin field effect transistor with merged drift region Download PDFInfo
- Publication number
- US20230246033A1 US20230246033A1 US18/133,640 US202318133640A US2023246033A1 US 20230246033 A1 US20230246033 A1 US 20230246033A1 US 202318133640 A US202318133640 A US 202318133640A US 2023246033 A1 US2023246033 A1 US 2023246033A1
- Authority
- US
- United States
- Prior art keywords
- fin
- region
- drift region
- merged
- finfet
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000005669 field effect Effects 0.000 title claims abstract description 12
- 239000000758 substrate Substances 0.000 claims abstract description 53
- 239000002019 doping agent Substances 0.000 claims abstract description 21
- 239000004065 semiconductor Substances 0.000 claims abstract description 13
- 210000000746 body region Anatomy 0.000 claims description 28
- 238000000034 method Methods 0.000 claims description 15
- 239000003989 dielectric material Substances 0.000 claims description 9
- 238000005530 etching Methods 0.000 claims description 8
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 8
- 229910052710 silicon Inorganic materials 0.000 description 8
- 239000010703 silicon Substances 0.000 description 8
- 229920002120 photoresistant polymer Polymers 0.000 description 7
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 6
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 6
- 229920005591 polysilicon Polymers 0.000 description 6
- 230000015556 catabolic process Effects 0.000 description 4
- 239000000463 material Substances 0.000 description 4
- 235000012239 silicon dioxide Nutrition 0.000 description 3
- 239000000377 silicon dioxide Substances 0.000 description 3
- BOTDANWDWHJENH-UHFFFAOYSA-N Tetraethyl orthosilicate Chemical compound CCO[Si](OCC)(OCC)OCC BOTDANWDWHJENH-UHFFFAOYSA-N 0.000 description 2
- 238000000151 deposition Methods 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 230000017525 heat dissipation Effects 0.000 description 2
- 239000012212 insulator Substances 0.000 description 2
- 238000002955 isolation Methods 0.000 description 2
- 239000002184 metal Substances 0.000 description 2
- 230000003647 oxidation Effects 0.000 description 2
- 238000007254 oxidation reaction Methods 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 238000002513 implantation Methods 0.000 description 1
- 239000012535 impurity Substances 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000007747 plating Methods 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 229910021332 silicide Inorganic materials 0.000 description 1
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 1
- 230000007704 transition Effects 0.000 description 1
- 238000001039 wet etching Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42364—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the insulating layer, e.g. thickness or uniformity
- H01L29/42368—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the insulating layer, e.g. thickness or uniformity the thickness being non-uniform
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
- H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
- H01L27/092—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate complementary MIS field-effect transistors
- H01L27/0924—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate complementary MIS field-effect transistors including transistors with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823431—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of transistors with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/402—Field plates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
- H01L29/41725—Source or drain electrodes for field effect devices
- H01L29/41791—Source or drain electrodes for field effect devices for transistors with a horizontal current flow in a vertical sidewall, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/785—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/785—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
- H01L29/7851—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET with the body tied to the substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0684—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape, relative sizes or dispositions of the semiconductor regions or junctions between the regions
- H01L29/0692—Surface layout
Definitions
- FETs Field effect transistors
- FETs can be formed in a variety of ways to serve a variety of purposes for integrated circuits and other devices.
- FETs are formed as “planar” devices in some integrated circuits, e.g., as devices in which the conduction channel has width and length extending in a direction below the major surface of a substrate.
- FETs can be formed in a silicon-on-insulator (SOI) layer of a substrate or in a bulk silicon substrate.
- SOI silicon-on-insulator
- FETs having a non-planar conduction channel may also be fabricated.
- the length or the width of the transistor channel is oriented in the vertical direction, that is, in a direction perpendicular to the major surface of the substrate.
- the fin field effect transistor FinFET
- the width of the conduction channel is oriented in the vertical direction, while the length of the channel is oriented parallel to the major surface of the substrate.
- FinFETs can be constructed to have a larger width conduction channel than planar FETs so as to produce larger drive current than planar FETs which occupy the same amount of integrated circuit area (the area parallel to the major surface of the substrate).
- a FinFET Fin field effect transistors
- a FinFET includes a drain region, a merged drift region, a plurality of fins.
- the drain region extends above a surface of a semiconductor substrate and has a first dopant concentration of first conductivity type.
- the merged drift region extends above the substrate surface and touches the drain region, and has a second lower dopant concentration of the first conductivity type.
- the plurality of fins extend above the substrate surface and each fin is directly connected to the merged drift region. Each fin is connected to a source region having the first conductivity type at a distal end of the fin from the merged drift region.
- a method for fabricating a FinFET includes etching a drain region having a first dopant concentration of first conductivity type from a semiconductor substrate.
- a merged drift region having a second lower dopant concentration of the first conductivity type is etched from the semiconductor substrate.
- a plurality of fins is etched from the semiconductor substrate. Each fin is directly connected to the merged drift region, and is connected to a source region having the first conductivity type at a distal end of the fin from the merged drift region.
- an integrated circuit includes a semiconductor substrate and a FinFET formed in or over the semiconductor substrate.
- the FinFET includes a merged drift region, a first fin, a second fin, a drain region, and a field plate oxide layer.
- the first and second fins are connected to a drain region that extends upward from the substrate.
- the merged drift region extends above the substrate and has a first conductivity type.
- the first and second fins extend upward from the substrate and from the merged drift region laterally over the substrate.
- the drain region extends upward from the substrate and extends from the merged drift region laterally over the substrate.
- FIG. 1 shows a top view of an example fin field effect transistor (FinFET);
- FIG. 2 shows a top view of an example FinFET with a merged drift region as described herein;
- FIG. 3 shows a perspective view of an example FinFET with a merged drift region as described herein;
- FIG. 4 shows flow diagram for an example method for fabricating a FinFET with a merged drift region in accordance with this description
- FIG. 5 shows a cross-sectional view of an example fin of a FinFET with gate dielectric and field plate oxide as described herein;
- FIG. 6 shows a cross-sectional view of an example fin of a FinFET with a polysilicon layer and photoresist applied for fabricating a gate region of the FinFET as described herein;
- FIG. 7 shows a cross-sectional view of an example fin of a FinFET with a gate region formed over a gate dielectric and a portion of field plate oxide as described herein;
- FIG. 8 shows temperature in the drain-source channel of a conventional FinFET versus a FinFET with a merged drift region as described herein.
- the fins may be narrow and isolated by oxide, such as shallow trench isolation structures. These factors may cause heat to be conducted primarily through the substrate or through the source and drain regions at the ends of the fins. Because the paths for heat conduction (the fins) are narrow, heat dissipation is inefficient. As a result, the operating temperature of FinFETs may be higher than that of equivalently rated planar power metal oxide semiconductor field effect transistors (MOSFETs).
- MOSFETs planar power metal oxide semiconductor field effect transistors
- the fins include a drift region that extends from a heavily doped drain contact region.
- a portion of the drift region of the fins is widened to extend from fin to fin.
- the fins extend from a wide drift region, e.g. a region that is more lightly doped than the drain contact region. Merging of the drift regions of multiple fins may provide substantially improved dissipation of heat generated within the fins during operation of the FinFET. Consequently, the operating temperature of the FinFETs disclosed herein is expected to be significantly lower than that of such conventional FinFETs. Implementations of the FinFETs may also include a field plate oxide over the drift region that may improve the drain breakdown voltage and reduce leakage current.
- FIG. 1 shows a top view of an example fin field effect transistor (FinFET) 100 that includes some conventional characteristics.
- the FinFET 100 includes a substrate 101 .
- the substrate 101 has a major surface that is parallel to a plane that intersects a plurality of fins (fin 102 , fin 104 , and fin 106 ), a drain region 108 , and a source region 110 extending from the substrate 101 .
- fin 102 , fin 104 , and fin 106 are shown in FIG. 1
- the FinFET 100 may include two or more fins.
- the fin 102 includes a drift region 102 D and body region 102 B.
- the fin 104 includes a drift region 104 D and body region 104 B.
- the fin 106 includes a drift region 106 D and body region 106 B.
- the drift regions 102 D, 104 D, and 106 D of the fins 102 , 104 , and 106 are adjacent the drain region 108 .
- the body regions 102 B, 104 B, and 106 B of the fins 102 , 104 , and 106 are adjacent the source region 110 .
- the FinFET 100 includes a gate electrode 112 that is formed about three sides of the body region and three sides of at least a portion of the drift region of each of the fins 102 , 104 , and 106 to control current flow in the FinFET 100 .
- the fins 102 , 104 , and 106 conduct the heat to the drain region 108 or the source region 110 to be dissipated, and/or conduct the heat through the substrate 101 to be dissipated. Heat conduction through the narrow fins 102 , 104 , and 106 is relatively inefficient which increases the operating temperature of the FinFET 100 .
- FIG. 2 shows a top view of an example FinFET 200 with a merged drift region as described herein.
- the FinFET 200 includes a substrate 201 .
- a plurality of fins e.g., fin 202 , fin 204 , and fin 206 ), a drain region 208 , a source region 210 , and a merged drift region 212 extend from the substrate 201 .
- This figure illustrates the FinFET 200 in one example, in which the source region 210 directly electrically connects to each of the fins 202 , 204 and 206 . While fin 202 , fin 204 , and fin 206 are shown in FIG. 2 , the FinFET 200 may include two or more fins.
- the fin 202 includes a fin drift region 202 D and body region 202 B.
- the fin 204 includes a fin drift region 204 D and body region 204 B.
- the fin 206 includes a fin drift region 206 D and body region 206 B.
- the fin drift regions 202 D, 204 D, and 206 D of the fins 202 , 204 , and 206 extend from and are electrically connected to a merged drift region 212 .
- the merged drift region 212 is adjacent to and contacts, e.g. touches, the drain region 208 .
- the source region 210 is disposed at an end of the fins 202 , 204 , 206 opposite the drain region 208 .
- the body regions 202 B, 204 B, and 206 B of the fins 202 , 204 , and 206 each electrically connected to the source region 210 .
- An optional back gate 216 extends from the source region 210 .
- the fin drift regions 202 D, 204 D, and 206 D are each electrically connected to the merged drift region 212 .
- a relatively thick (e.g., 30 nanometers (nm) to120 nm) oxide layer is formed on the merged drift region 212 , the fin drift region 202 D, the fin drift region 204 D, and the fin drift region 206 D to provide a field plate oxide layer 214 .
- the field plate oxide layer 214 may increase the drain breakdown voltage of the FinFET 200 .
- the field plate oxide layer 214 may be formed on sides 212 B and 212 C of the merged drift region 212 .
- the field plate oxide layer 214 extends over at least a portion of each of the fin drift regions 202 D, 204 D and 206 D.
- a gate dielectric layer 215 (see FIG. 3 ) is located over at least a portion of each of the body regions 202 B, 204 B, and 206 B, and a portion of the source region 210 .
- the FinFET 200 includes a gate electrode 218 that is formed about three sides of the body regions 202 B, 204 B, and 206 B and the fin drift regions 202 D, 204 D and 206 D, and a portion of the source region 210 proximate the body regions over the field plate oxide layer 214 and gate dielectric layer 215 .
- the control current flow in the FinFET 200 may be controlled by applying a suitable potential on the gate electrode 218 .
- the gate electrode 218 may also be formed about at least a portion of the merged drift region 212 (over the field plate oxide layer 214 ) in some implementations of the FinFET 200 .
- the merged drift region 212 dissipates heat more efficiently than the fins alone which reduces the operating temperature of the FinFET 200 relative to that of the FinFET 100 .
- FIG. 3 shows a perspective view of a portion of the FinFET 200 with a merged drift region 212 as described herein. Only the fin 202 is shown in FIG. 3 for clarity..
- This figure illustrates the FinFET 200 in another example, in which each fin is connected to a distinct source region 210 that corresponds to that fin. In other words, the source region 210 of each fin is not connected via a doped semiconductor region to source regions of other fins.
- the fin 202 , the drain region 208 , the merged drift region 212 , the source region 210 and the optional back gate 216 extend from the substrate 201 .
- the field plate oxide layer 214 is formed on the side 212 B and the side 212 C of the merged drift region 212 , and extends over the top and sides of the fin 202 over the fin drift region 202 D.
- the field plate oxide layer 214 thins over the fin drift region 202 D to meet the gate dielectric layer 215 near the junction between the fin drift region 202 D and the body region 202 B.
- the top and sides of the body region 202 B are covered by the gate dielectric layer 215 .
- a metal silicide layer, not shown may be formed on the drain region 208 , the source region 210 and the back gate 216 to provide an ohmic connection to these terminals of the FinFET 200 .
- the drain region 208 and the source region 210 may be doped, for example, with an n-type dopant in a range of 5e20/cm 2 to 1e21/cm 2 .
- the merged drift region 212 and the fin drift region 202 D may be doped, for example, with an n-type dopant in a range of 1e16/cm 2 to 1e17/cm 2 .
- the merged drift region 212 and the fin drift region 202 D have a same dopant concentration.
- the body region 202 B and the optional back gate 216 may be doped, for example, with a p-type dopant in a range of 1e18/cm 2 to 5e18/cm 2 .
- Shallow trench isolation (STI) 220 which may be also considered a field oxide layer, isolates the gate electrode 218 from the substrate 201 .
- FIG. 4 shows flow diagram for an example method 400 for fabricating a FinFET with a merged drift region in accordance with this description, e.g. the FinFET 200 .
- the method 400 is described without implied limitation with reference to features of the FinFET 200 . Though depicted sequentially as a matter of convenience, at least some of the actions shown can be performed in a different order and/or performed in parallel. Additionally, some implementations may perform only some of the actions shown.
- the substrate 201 may be bulk silicon, silicon on insulator (SOI), etc.
- SOI silicon on insulator
- RESURF reduced surface field
- n-type layer is formed in a bulk silicon substrate and a RESURF layer is formed on the n-type layer.
- the fin 202 , the fin 204 , the fin 206 , and the merged drift region 212 are formed on the substrate.
- the fin 202 , the fin 204 , the fin 206 , and the merged drift region 212 may be formed by etching an epitaxial silicon layer formed over the substrate 201 .
- At least one fin is formed, and optionally two or more fins may be formed.
- An example fin may have a width of about 0.15 micrometers and a height of about 0.4 micrometers.
- additional buried and/or well structures are formed.
- impurities may be added to the silicon to adjust the threshold voltage or other parameters of the FinFET.
- an n-type dopant is implanted in the merged drift region 212 , the fin drift region 202 D, the fin drift region 204 D, and the fin drift region 206 D to improve drain breakdown voltage in the FinFET 200 , and/or a RESURF layer may be formed by implantation at the base of each fin.
- the drain region 208 and the source region 210 may be heavily doped, and the merged drift region 212 and fin drift regions 202 D, 204 D and 206 D may be doped with a lower dopant concentration.
- the STI 220 is formed on the substrate 201 .
- the STI 220 isolates the gate electrode 218 , formed at block 422 , from the substrate 201 .
- formation of the STI 220 includes depositing a dielectric material, such as silicon dioxide, on the substrate 201 to fill the space about the fins, and etching the dielectric material to a desired thickness, thereby exposing a desired height of the fins 202 , 204 , and 206 , the merged drift region 212 , etc. that extend from the substrate 201 above the surface of the STI 220 .
- CMP chemical-mechanical polishing
- CMP chemical-mechanical polishing
- the field plate oxide layer 214 is formed.
- a thick dielectric layer is formed on the surface of the FinFET 200 .
- the thick dielectric layer may be silicon dioxide and have a thickness in a range from about 30 nm to about 120 nm in some implementations.
- the thick oxide layer may be formed by thermal oxidation and/or oxide deposition.
- a layer of plasma-deposited oxide using tetraethoxysilane (TEOS) feedstock may be deposited over the thick dielectric layer.
- TEOS tetraethoxysilane
- a layer of photoresist material is applied over the thick dielectric layer formed in block 410 .
- the photoresist material is patterned to produce a desired pattern of the field plate oxide layer 214 on the merged drift region 212 , the fin drift region 202 D, the fin drift region 204 D, and the fin drift region 206 D.
- the thick dielectric layer formed in block 410 is etched where exposed by the photoresist material to create the field plate oxide layer 214 on the merged drift region 212 , the fin drift region 202 D, the fin drift region 204 D, and the fin drift region 206 D.
- the thick dielectric layer is removed from all surfaces of the FinFET 200 except surfaces of the merged drift region 212 , the fin drift region 202 D, the fin drift region 204 D, and the fin drift region 206 D.
- wet etching may be applied to remove the exposed thick dielectric layer, while in other examples a plasma etch may be used.
- a thin layer of dielectric material is formed on exposed silicon surfaces of the FinFET 200 .
- This layer of dielectric material may be silicon dioxide, and forms a gate dielectric layer (also referred to as a gate oxide layer) for the FinFET 200 .
- the layer of dielectric material may be formed by thermal oxidation of exposed silicon surfaces, followed by pattern and etch to remove the layer from areas where the layer is unwanted, e.g. over the drain region 208 , the source region 210 and back gate 216 if present.
- the thick dielectric layer formed in block 410 is thicker than the thin dielectric layer formed in block 416 .
- the thin oxide layer may be about 12 nm thick when the FinFET 200 is designed to operate at 5 volt, and about 8 nm thick when the FinFET 200 is designed to operate at 3 volt.
- FIG. 5 shows a cross-sectional view of the gate dielectric layer 215 formed on the fin drift region 202 D, the body region 202 B, and a portion of the source region 102 , and shows the field plate oxide layer 214 formed on the fin drift region 202 D and the merged drift region 212 .
- the field plate oxide layer 214 has a smooth corner at the transition to the gate dielectric layer 215 , and may further have a smooth corner along additional portions or an entirety of its perimeter. As seen in FIG. 5 , the smooth corner includes a concave sidewall surface. It is believed that the smooth corner may increase the breakdown voltage of the FinFET 200 .
- a method of forming the smooth corner may be found in U.S. Pat. Application No. 16/920,903.
- a polysilicon layer is deposited over the field plate oxide layer 214 and the gate dielectric layer 215 .
- the polysilicon layer will be patterned and etched to form the gate electrode 218 of the FinFET 200 .
- a layer of photoresist is applied to the polysilicon.
- the photoresist is exposed to light using a mask with the desired pattern of the gate electrode 218 , e.g. over the body region 202 B, the body region 204 B, the body region 206 B, the fin drift region 202 D, the fin drift region 204 D, the fin drift region 206 D, and a portion of the merged drift region 212 .
- FIG. 6 shows a cross-sectional view of the polysilicon layer 602 and the photoresist material 604 applied to the fin 202 and the merged drift region 212 .
- FIG. 7 shows a cross-sectional view of the gate electrode 218 formed over a portion of the gate dielectric layer 215 adjacent the body region 202 B, a portion of the source region 210 , and a portion of the field plate oxide layer 214 adjacent the fin drift region 202 D and the merged drift region 212 .
- the source region 210 is formed adjacent the find 202 , 204 and 206 , the body regions 202 B, 204 B and 206 B are formed adjacent the source region 210 , the drain region 208 is formed adjacent the merged drift region 212 , and the back gate 216 is optionally formed adjacent the source 210 .
- a P-type dopant is implanted in the body regions 202 B, 204 B and 206 B, and an n-type dopant is implanted in the source region 210 and the drain region 208 .
- the back gate 216 is a p-type well (region).
- back end of line (BEOL) processing is performed.
- BEOL back end of line
- metal terminals and/or routing traces are added to the source region 210 , the drain region 208 , and the gate electrode 218 .
- FIG. 8 shows temperature in the drain-source channel of a conventional FinFET versus the FinFET 200 . Because of the improved heat transfer produced by the merged drift region 212 , the peak operating temperature of the FinFET 200 is substantially (e.g., about 40° C.) lower than the peak operating temperature of the conventional FinFET under similar operating conditions.
Abstract
A fin field effect transistor (FinFET) includes a drain region, a merged drift region, and a plurality of fins. The drain region extends above a surface of a semiconductor substrate and has a first dopant concentration of first conductivity type. The merged drift region extends above the substrate surface and touches the drain region, and has a second lower dopant concentration of the first conductivity type. The plurality of fins extend above the substrate surface and each fin is directly connected to the merged drift region. Each fin is connected to a source region having the first conductivity type at a distal end of that fin from the merged drift region.
Description
- The present application is related to U.S. Pat. Application No. 16/920,903, filed Jul. 6, 2020, entitled “Fin Field Effect Transistor with Field Plating,” which is hereby incorporated herein by reference in its entirety.
- Field effect transistors (FETs) can be formed in a variety of ways to serve a variety of purposes for integrated circuits and other devices. FETs are formed as “planar” devices in some integrated circuits, e.g., as devices in which the conduction channel has width and length extending in a direction below the major surface of a substrate. FETs can be formed in a silicon-on-insulator (SOI) layer of a substrate or in a bulk silicon substrate.
- FETs having a non-planar conduction channel may also be fabricated. In such non-planar FETs, the length or the width of the transistor channel is oriented in the vertical direction, that is, in a direction perpendicular to the major surface of the substrate. In one such type of device, commonly referred to as the fin field effect transistor (FinFET), the width of the conduction channel is oriented in the vertical direction, while the length of the channel is oriented parallel to the major surface of the substrate. With such orientation of the channel, FinFETs can be constructed to have a larger width conduction channel than planar FETs so as to produce larger drive current than planar FETs which occupy the same amount of integrated circuit area (the area parallel to the major surface of the substrate).
- Fin field effect transistors (FinFETs) that include a merged drift region that extends across multiple fins are disclosed herein. The merged drift region improves heat dissipation of the FinFET. In one example, a FinFET includes a drain region, a merged drift region, a plurality of fins. The drain region extends above a surface of a semiconductor substrate and has a first dopant concentration of first conductivity type. The merged drift region extends above the substrate surface and touches the drain region, and has a second lower dopant concentration of the first conductivity type. The plurality of fins extend above the substrate surface and each fin is directly connected to the merged drift region. Each fin is connected to a source region having the first conductivity type at a distal end of the fin from the merged drift region.
- In another example, a method for fabricating a FinFET includes etching a drain region having a first dopant concentration of first conductivity type from a semiconductor substrate. A merged drift region having a second lower dopant concentration of the first conductivity type is etched from the semiconductor substrate. A plurality of fins is etched from the semiconductor substrate. Each fin is directly connected to the merged drift region, and is connected to a source region having the first conductivity type at a distal end of the fin from the merged drift region.
- In a further example, an integrated circuit includes a semiconductor substrate and a FinFET formed in or over the semiconductor substrate. The FinFET includes a merged drift region, a first fin, a second fin, a drain region, and a field plate oxide layer. The first and second fins are connected to a drain region that extends upward from the substrate. The merged drift region extends above the substrate and has a first conductivity type. The first and second fins extend upward from the substrate and from the merged drift region laterally over the substrate. The drain region extends upward from the substrate and extends from the merged drift region laterally over the substrate.
- For a detailed description of various examples, reference will now be made to the accompanying drawings in which:
-
FIG. 1 shows a top view of an example fin field effect transistor (FinFET); -
FIG. 2 shows a top view of an example FinFET with a merged drift region as described herein; -
FIG. 3 shows a perspective view of an example FinFET with a merged drift region as described herein; -
FIG. 4 shows flow diagram for an example method for fabricating a FinFET with a merged drift region in accordance with this description; -
FIG. 5 shows a cross-sectional view of an example fin of a FinFET with gate dielectric and field plate oxide as described herein; -
FIG. 6 shows a cross-sectional view of an example fin of a FinFET with a polysilicon layer and photoresist applied for fabricating a gate region of the FinFET as described herein; -
FIG. 7 shows a cross-sectional view of an example fin of a FinFET with a gate region formed over a gate dielectric and a portion of field plate oxide as described herein; and -
FIG. 8 shows temperature in the drain-source channel of a conventional FinFET versus a FinFET with a merged drift region as described herein. - In some FinFETs, the fins may be narrow and isolated by oxide, such as shallow trench isolation structures. These factors may cause heat to be conducted primarily through the substrate or through the source and drain regions at the ends of the fins. Because the paths for heat conduction (the fins) are narrow, heat dissipation is inefficient. As a result, the operating temperature of FinFETs may be higher than that of equivalently rated planar power metal oxide semiconductor field effect transistors (MOSFETs).
- In some conventional FinFETs the fins include a drift region that extends from a heavily doped drain contact region. In contrast, in the FinFETs disclosed herein, a portion of the drift region of the fins is widened to extend from fin to fin. In other words, the fins extend from a wide drift region, e.g. a region that is more lightly doped than the drain contact region. Merging of the drift regions of multiple fins may provide substantially improved dissipation of heat generated within the fins during operation of the FinFET. Consequently, the operating temperature of the FinFETs disclosed herein is expected to be significantly lower than that of such conventional FinFETs. Implementations of the FinFETs may also include a field plate oxide over the drift region that may improve the drain breakdown voltage and reduce leakage current.
-
FIG. 1 shows a top view of an example fin field effect transistor (FinFET) 100 that includes some conventional characteristics. The FinFET 100 includes asubstrate 101. Thesubstrate 101 has a major surface that is parallel to a plane that intersects a plurality of fins (fin 102,fin 104, and fin 106), adrain region 108, and asource region 110 extending from thesubstrate 101. Whilefin 102,fin 104, andfin 106 are shown inFIG. 1 , the FinFET 100 may include two or more fins. Thefin 102 includes adrift region 102D andbody region 102B. Thefin 104 includes adrift region 104D andbody region 104B. Thefin 106 includes adrift region 106D andbody region 106B. Thedrift regions fins drain region 108. Thebody regions fins source region 110. - The FinFET 100 includes a
gate electrode 112 that is formed about three sides of the body region and three sides of at least a portion of the drift region of each of thefins - Current flow in the
fins fins drain region 108 or thesource region 110 to be dissipated, and/or conduct the heat through thesubstrate 101 to be dissipated. Heat conduction through thenarrow fins -
FIG. 2 shows a top view of an example FinFET 200 with a merged drift region as described herein. The FinFET 200 includes asubstrate 201. A plurality of fins (e.g.,fin 202,fin 204, and fin 206), adrain region 208, asource region 210, and amerged drift region 212 extend from thesubstrate 201. This figure illustrates theFinFET 200 in one example, in which thesource region 210 directly electrically connects to each of thefins fin 202,fin 204, andfin 206 are shown inFIG. 2 , theFinFET 200 may include two or more fins. Thefin 202 includes afin drift region 202D andbody region 202B. Thefin 204 includes afin drift region 204D andbody region 204B. Thefin 206 includes afin drift region 206D andbody region 206B. Thefin drift regions fins merged drift region 212. Themerged drift region 212 is adjacent to and contacts, e.g. touches, thedrain region 208. Thesource region 210 is disposed at an end of thefins drain region 208. Thebody regions fins source region 210. Anoptional back gate 216 extends from thesource region 210. Thefin drift regions merged drift region 212. - A relatively thick (e.g., 30 nanometers (nm) to120 nm) oxide layer is formed on the
merged drift region 212, thefin drift region 202D, thefin drift region 204D, and thefin drift region 206D to provide a fieldplate oxide layer 214. The fieldplate oxide layer 214 may increase the drain breakdown voltage of theFinFET 200. The fieldplate oxide layer 214 may be formed onsides merged drift region 212. Optionally but preferably the fieldplate oxide layer 214 extends over at least a portion of each of thefin drift regions FIG. 3 ) is located over at least a portion of each of thebody regions source region 210. - The
FinFET 200 includes agate electrode 218 that is formed about three sides of thebody regions fin drift regions source region 210 proximate the body regions over the fieldplate oxide layer 214 andgate dielectric layer 215. The control current flow in theFinFET 200 may be controlled by applying a suitable potential on thegate electrode 218. Thegate electrode 218 may also be formed about at least a portion of the merged drift region 212 (over the field plate oxide layer 214) in some implementations of theFinFET 200. - As in the
FinFET 100, current flow in thefins merged drift region 212 dissipates heat more efficiently than the fins alone which reduces the operating temperature of theFinFET 200 relative to that of theFinFET 100. -
FIG. 3 shows a perspective view of a portion of theFinFET 200 with amerged drift region 212 as described herein. Only thefin 202 is shown inFIG. 3 for clarity.. This figure illustrates theFinFET 200 in another example, in which each fin is connected to adistinct source region 210 that corresponds to that fin. In other words, thesource region 210 of each fin is not connected via a doped semiconductor region to source regions of other fins. Thefin 202, thedrain region 208, themerged drift region 212, thesource region 210 and theoptional back gate 216 extend from thesubstrate 201. The fin 202 (and thefins FIG. 3 ) extend between, and may be perpendicular to, themerged drift region 212 and thesource region 210. The fieldplate oxide layer 214 is formed on theside 212B and theside 212C of themerged drift region 212, and extends over the top and sides of thefin 202 over thefin drift region 202D. The fieldplate oxide layer 214 thins over thefin drift region 202D to meet thegate dielectric layer 215 near the junction between thefin drift region 202D and thebody region 202B. The top and sides of thebody region 202B are covered by thegate dielectric layer 215. A metal silicide layer, not shown may be formed on thedrain region 208, thesource region 210 and theback gate 216 to provide an ohmic connection to these terminals of theFinFET 200. - For an NMOS device, the
drain region 208 and thesource region 210 may be doped, for example, with an n-type dopant in a range of 5e20/cm2 to 1e21/cm2. Themerged drift region 212 and thefin drift region 202D may be doped, for example, with an n-type dopant in a range of 1e16/cm2 to 1e17/cm2. In various examples themerged drift region 212 and thefin drift region 202D have a same dopant concentration. Thebody region 202B and theoptional back gate 216 may be doped, for example, with a p-type dopant in a range of 1e18/cm2 to 5e18/cm2. For a PMOS device the dopant types may be reversed in each doped region, and may be doped with similar concentrations as described for the NMOS example. Shallow trench isolation (STI) 220, which may be also considered a field oxide layer, isolates thegate electrode 218 from thesubstrate 201. -
FIG. 4 shows flow diagram for anexample method 400 for fabricating a FinFET with a merged drift region in accordance with this description, e.g. theFinFET 200. Themethod 400 is described without implied limitation with reference to features of theFinFET 200. Though depicted sequentially as a matter of convenience, at least some of the actions shown can be performed in a different order and/or performed in parallel. Additionally, some implementations may perform only some of the actions shown. - In
block 402, buried and/or well layers are formed in thesubstrate 201. Thesubstrate 201 may be bulk silicon, silicon on insulator (SOI), etc. In one example, a reduced surface field (RESURF) layer is formed on the oxide layer of an SOI substrate. In another example, an n-type layer is formed in a bulk silicon substrate and a RESURF layer is formed on the n-type layer. - In
block 404, thefin 202, thefin 204, thefin 206, and themerged drift region 212 are formed on the substrate. Thefin 202, thefin 204, thefin 206, and themerged drift region 212 may be formed by etching an epitaxial silicon layer formed over thesubstrate 201. At least one fin is formed, and optionally two or more fins may be formed. An example fin may have a width of about 0.15 micrometers and a height of about 0.4 micrometers. - In
block 406, additional buried and/or well structures are formed. For example, impurities may be added to the silicon to adjust the threshold voltage or other parameters of the FinFET. In some implementations of themethod 400, an n-type dopant is implanted in themerged drift region 212, thefin drift region 202D, thefin drift region 204D, and thefin drift region 206D to improve drain breakdown voltage in theFinFET 200, and/or a RESURF layer may be formed by implantation at the base of each fin. In some examples, thedrain region 208 and thesource region 210 may be heavily doped, and themerged drift region 212 andfin drift regions - In
block 408, theSTI 220 is formed on thesubstrate 201. TheSTI 220 isolates thegate electrode 218, formed atblock 422, from thesubstrate 201. In one example formation of theSTI 220 includes depositing a dielectric material, such as silicon dioxide, on thesubstrate 201 to fill the space about the fins, and etching the dielectric material to a desired thickness, thereby exposing a desired height of thefins merged drift region 212, etc. that extend from thesubstrate 201 above the surface of theSTI 220. Optionally chemical-mechanical polishing (CMP) may be used to remove the dielectric material from the fins before etching the dielectric material. - In
block 410, the fieldplate oxide layer 214 is formed. In one example, a thick dielectric layer is formed on the surface of theFinFET 200. The thick dielectric layer may be silicon dioxide and have a thickness in a range from about 30 nm to about 120 nm in some implementations. The thick oxide layer may be formed by thermal oxidation and/or oxide deposition. In some implementations of theFinFET 200, a layer of plasma-deposited oxide using tetraethoxysilane (TEOS) feedstock may be deposited over the thick dielectric layer. - In
block 412, a layer of photoresist material is applied over the thick dielectric layer formed inblock 410. The photoresist material is patterned to produce a desired pattern of the fieldplate oxide layer 214 on themerged drift region 212, thefin drift region 202D, thefin drift region 204D, and thefin drift region 206D. - In
block 414, the thick dielectric layer formed inblock 410 is etched where exposed by the photoresist material to create the fieldplate oxide layer 214 on themerged drift region 212, thefin drift region 202D, thefin drift region 204D, and thefin drift region 206D. For example, the thick dielectric layer is removed from all surfaces of theFinFET 200 except surfaces of themerged drift region 212, thefin drift region 202D, thefin drift region 204D, and thefin drift region 206D. In some examples wet etching may be applied to remove the exposed thick dielectric layer, while in other examples a plasma etch may be used. - In
block 416, a thin layer of dielectric material is formed on exposed silicon surfaces of theFinFET 200. This layer of dielectric material may be silicon dioxide, and forms a gate dielectric layer (also referred to as a gate oxide layer) for theFinFET 200. The layer of dielectric material may be formed by thermal oxidation of exposed silicon surfaces, followed by pattern and etch to remove the layer from areas where the layer is unwanted, e.g. over thedrain region 208, thesource region 210 andback gate 216 if present. The thick dielectric layer formed inblock 410 is thicker than the thin dielectric layer formed inblock 416. For example, the thin oxide layer may be about 12 nm thick when theFinFET 200 is designed to operate at 5 volt, and about 8 nm thick when theFinFET 200 is designed to operate at 3 volt.FIG. 5 shows a cross-sectional view of thegate dielectric layer 215 formed on thefin drift region 202D, thebody region 202B, and a portion of thesource region 102, and shows the fieldplate oxide layer 214 formed on thefin drift region 202D and themerged drift region 212. Optionally the fieldplate oxide layer 214 has a smooth corner at the transition to thegate dielectric layer 215, and may further have a smooth corner along additional portions or an entirety of its perimeter. As seen inFIG. 5 , the smooth corner includes a concave sidewall surface. It is believed that the smooth corner may increase the breakdown voltage of theFinFET 200. A method of forming the smooth corner may be found in U.S. Pat. Application No. 16/920,903. - In
block 418, a polysilicon layer is deposited over the fieldplate oxide layer 214 and thegate dielectric layer 215. The polysilicon layer will be patterned and etched to form thegate electrode 218 of theFinFET 200. - In
block 420, a layer of photoresist is applied to the polysilicon. The photoresist is exposed to light using a mask with the desired pattern of thegate electrode 218, e.g. over thebody region 202B, thebody region 204B, thebody region 206B, thefin drift region 202D, thefin drift region 204D, thefin drift region 206D, and a portion of themerged drift region 212.FIG. 6 shows a cross-sectional view of thepolysilicon layer 602 and thephotoresist material 604 applied to thefin 202 and themerged drift region 212. - In
block 422, the polysilicon layer is etched to form thegate electrode 218 of theFinFET 200.FIG. 7 shows a cross-sectional view of thegate electrode 218 formed over a portion of thegate dielectric layer 215 adjacent thebody region 202B, a portion of thesource region 210, and a portion of the fieldplate oxide layer 214 adjacent thefin drift region 202D and themerged drift region 212. - In
block 424, thesource region 210 is formed adjacent thefind body regions source region 210, thedrain region 208 is formed adjacent themerged drift region 212, and theback gate 216 is optionally formed adjacent thesource 210. For example, in a NMOS FinFET, a P-type dopant is implanted in thebody regions source region 210 and thedrain region 208. In the example of the NMOS FinFET theback gate 216 is a p-type well (region). - In
block 426, back end of line (BEOL) processing is performed. For example, metal terminals and/or routing traces are added to thesource region 210, thedrain region 208, and thegate electrode 218. -
FIG. 8 shows temperature in the drain-source channel of a conventional FinFET versus theFinFET 200. Because of the improved heat transfer produced by themerged drift region 212, the peak operating temperature of theFinFET 200 is substantially (e.g., about 40° C.) lower than the peak operating temperature of the conventional FinFET under similar operating conditions. - Modifications are possible in the described embodiments, and other embodiments are possible, within the scope of the disclosure.
Claims (21)
1. A fin field effect transistor (FinFET), comprising:
a drain region having a first dopant concentration of a first conductivity type that extends above a surface of a semiconductor substrate;
a merged drift region having a second lower dopant concentration of the first conductivity type that extends above the substrate surface and touches the drain region;
a plurality of fins extending above the substrate surface and each directly connected to the merged drift region, each fin connected to a source region having the first conductivity type at a distal end of that fin from the merged drift region.
2. The FinFET of claim 1 , further comprising a field plate oxide layer formed over the merged drift region.
3. The FinFET of claim 2 wherein each fin includes:
a fin drift region having the first conductivity type and extending from the merged drift region;
a body region having a second opposite conductivity type and forming a junction with the fin drift region; and
a gate oxide layer formed over the body region.
4. The FinFET of claim 2 , wherein the field plate oxide layer has a sidewall with a concave surface.
5. The FinFET of claim 3 , further comprising a gate electrode formed over the gate oxide layer, wherein a portion of the merged drift region is not covered by the gate electrode.
6. The FinFET of claim 1 , wherein the source region is connected to the plurality of fins.
7. The FinFET of claim 1 , wherein the source region is connected to a back gate region that has a second opposite conductivity type, the back gate region touching the source region.
8. A method for fabricating a fin field effect transistor (FinFET), comprising:
removing portions of a semiconductor substrate to produce a drain region, a plurality of fins, and a merged drift region touching the drain region and each of the fins at a proximal end, each fin having a distal end opposite the proximal end;
doping the merged drift region with a dopant of a first conductivity type;
doping a source region at the distal end with a dopant of the first conductivity type; and
doping a body region of each fin between the source region and the merged drift region with a dopant of a second opposite conductivity type.
9. The method of claim 8 , further comprising:
forming a dielectric layer on the drain region, the merged drift region, and the plurality of fins; and
etching the dielectric layer to form a field plate oxide layer over the merged drift region.
10. The method of claim 8 , wherein the drain region and the merged drift region have a same dopant concentration.
11. The method of claim 9 , wherein:
the dielectric layer is a first dielectric layer; and
the method further comprises:
forming a second dielectric layer on each of the fins;
etching the second dielectric layer to form a gate oxide layer over the body region of each of the fin.
12. The method of claim 9 , wherein etching the dielectric layer includes forming a concave sidewall surface of the field plate oxide layer.
13. The method of claim 11 , further comprising forming a gate electrode on the gate oxide layer of each of the plurality of fins.
14. The method of claim 8 , further comprising forming, for each fin, a back gate region that has the second opposite conductivity type, the back gate region touching the source region.
15. The method of claim 8 , further comprising:
filling a space about the plurality of fins with a dielectric material; and
etching the dielectric material to expose a portion of each fin.
16. An integrated circuit comprising:
a semiconductor substrate;
a fin field effect transistor (FinFET) formed in or over the semiconductor substrate,
the FinFET including:
a merged drift region having a first conductivity type extending above the substrate;
first and second fins extending upward from the substrate and from the merged drift region laterally over the substrate; and
a drain region extending upward from the substrate and from the merged drift region laterally over the substrate.
17. The integrated circuit of claim 16 , wherein:
the first fin comprises:
a first fin drift region having the first conductivity type;
a first body region having a second opposite conductivity type adjacent the first fin drift region; and
a first gate oxide layer over the first fin drift region; and
the second fin comprises:
a second fin drift region having the first conductivity type;
a second body region having the second opposite conductivity type adjacent the second fin drift region; and
a second gate oxide layer over the second fin drift region.
18. The integrated circuit of claim 17 , wherein the field plate oxide layer has a sidewall with a concave surface.
19. The integrated circuit of claim 16 , further comprising a source region connected to the first and second fins.
20. The integrated circuit of claim 16 , further comprising a first source region located in the first fin and a second source region located in the second fin.
21. The integrated circuit of claim 16 , further comprising a gate electrode located over a portion of the merged drift region less than a whole of the merged drift region.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US18/133,640 US20230246033A1 (en) | 2020-12-02 | 2023-04-12 | Fin field effect transistor with merged drift region |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US17/109,244 US11658184B2 (en) | 2020-12-02 | 2020-12-02 | Fin field effect transistor with merged drift region |
US18/133,640 US20230246033A1 (en) | 2020-12-02 | 2023-04-12 | Fin field effect transistor with merged drift region |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US17/109,244 Division US11658184B2 (en) | 2020-12-02 | 2020-12-02 | Fin field effect transistor with merged drift region |
Publications (1)
Publication Number | Publication Date |
---|---|
US20230246033A1 true US20230246033A1 (en) | 2023-08-03 |
Family
ID=81751746
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US17/109,244 Active 2040-12-31 US11658184B2 (en) | 2020-12-02 | 2020-12-02 | Fin field effect transistor with merged drift region |
US18/133,640 Pending US20230246033A1 (en) | 2020-12-02 | 2023-04-12 | Fin field effect transistor with merged drift region |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US17/109,244 Active 2040-12-31 US11658184B2 (en) | 2020-12-02 | 2020-12-02 | Fin field effect transistor with merged drift region |
Country Status (1)
Country | Link |
---|---|
US (2) | US11658184B2 (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20220238521A1 (en) * | 2021-01-22 | 2022-07-28 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor Device and Method |
Family Cites Families (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0537684B1 (en) * | 1991-10-15 | 1998-05-20 | Texas Instruments Incorporated | Improved performance lateral double-diffused MOS transistor and method of fabrication thereof |
US6211552B1 (en) * | 1999-05-27 | 2001-04-03 | Texas Instruments Incorporated | Resurf LDMOS device with deep drain region |
US7560808B2 (en) * | 2005-10-19 | 2009-07-14 | Texas Instruments Incorporated | Chip scale power LDMOS device |
US7847351B2 (en) * | 2008-04-11 | 2010-12-07 | Texas Instruments Incorporated | Lateral metal oxide semiconductor drain extension design |
US7888192B2 (en) | 2008-11-10 | 2011-02-15 | Texas Instruments Incorporated | Process for forming integrated circuits with both split gate and common gate FinFET transistors |
US8664720B2 (en) * | 2010-08-25 | 2014-03-04 | Infineon Technologies Ag | High voltage semiconductor devices |
US8901676B2 (en) * | 2011-01-03 | 2014-12-02 | International Business Machines Corporation | Lateral extended drain metal oxide semiconductor field effect transistor (LEDMOSFET) having a high drain-to-body breakdown voltage (Vb), a method of forming an LEDMOSFET, and a silicon-controlled rectifier (SCR) incorporating a complementary pair of LEDMOSFETs |
TWI455316B (en) * | 2011-01-28 | 2014-10-01 | Richtek Technology Corp | High voltage multigate device and manufacturing method thereof |
US9082751B2 (en) * | 2011-09-14 | 2015-07-14 | Broadcom Corporation | Half-FinFET semiconductor device and related method |
US9006811B2 (en) * | 2012-12-03 | 2015-04-14 | Infineon Technologies Austria Ag | Semiconductor device including a fin and a drain extension region and manufacturing method |
US8847311B2 (en) * | 2012-12-31 | 2014-09-30 | Infineon Technologies Ag | Semiconductor device and method of manufacturing a semiconductor device |
US9437497B2 (en) | 2013-10-18 | 2016-09-06 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of making a FinFET device |
KR20160054305A (en) * | 2014-11-06 | 2016-05-16 | 삼성전자주식회사 | Semiconductor device and manufacturing method of the same |
KR102276905B1 (en) * | 2015-01-29 | 2021-07-12 | 삼성전자주식회사 | Semiconductor device |
KR102389294B1 (en) * | 2015-06-16 | 2022-04-20 | 삼성전자주식회사 | Semiconductor device and fabricating method thereof |
US9768293B1 (en) * | 2016-05-24 | 2017-09-19 | Taiwan Semiconductor Manufacturing Co., Ltd. | Laterally diffused metal-oxide-semiconductor (LDMOS) transistor with a vertical channel region |
CN107516649B (en) * | 2016-06-15 | 2020-05-05 | 中芯国际集成电路制造(上海)有限公司 | Semiconductor device and method for manufacturing the same |
US9865729B1 (en) * | 2016-12-20 | 2018-01-09 | Texas Instruments Incorporated | Laterally diffused metal oxide semiconductor with segmented gate oxide |
CN108281479A (en) * | 2017-01-06 | 2018-07-13 | 中芯国际集成电路制造(上海)有限公司 | Semiconductor structure and forming method thereof |
US11152506B1 (en) * | 2020-06-15 | 2021-10-19 | Texas Instruments Incorporated | FinFET with lateral charge balance at the drain drift region |
-
2020
- 2020-12-02 US US17/109,244 patent/US11658184B2/en active Active
-
2023
- 2023-04-12 US US18/133,640 patent/US20230246033A1/en active Pending
Also Published As
Publication number | Publication date |
---|---|
US20220173101A1 (en) | 2022-06-02 |
US11658184B2 (en) | 2023-05-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100714775B1 (en) | Field effect transistor and fabrication method thereof | |
JP6211673B2 (en) | Trigate device and manufacturing method | |
KR100781580B1 (en) | A dual structure finfet and the manufacturing method the same | |
US6764884B1 (en) | Method for forming a gate in a FinFET device and thinning a fin in a channel region of the FinFET device | |
US6492212B1 (en) | Variable threshold voltage double gated transistors and method of fabrication | |
JP4745663B2 (en) | Method for forming a double gate Fin-FET device | |
US8164137B2 (en) | Multiple-gate MOS transistor using Si substrate and method of manufacturing the same | |
US20050199920A1 (en) | Fin field effect transistors with low resistance contact structures and methods of manufacturing the same | |
JP2006505950A (en) | Double-gate semiconductor device having multiple separated gates | |
US20050199948A1 (en) | Fin field effect transistors with epitaxial extension layers and methods of forming the same | |
JP2006505949A (en) | Planarization of gate materials to improve the critical dimensions of semiconductor device gates. | |
US11024732B2 (en) | Lateral MOSFET with dielectric isolation trench | |
US7335945B2 (en) | Multi-gate MOS transistor and method of manufacturing the same | |
JP2008028263A (en) | Semiconductor device | |
US20230246033A1 (en) | Fin field effect transistor with merged drift region | |
US11705515B2 (en) | Gate electrode extending into a shallow trench isolation structure in high voltage devices | |
US8680612B2 (en) | Semiconductor device and manufacturing method thereof | |
US7994570B2 (en) | Semiconductor device and method of manufacturing the same | |
KR100578745B1 (en) | Multi-gate MOS transistor and a method for manufacturing the same | |
US11508842B2 (en) | Fin field effect transistor with field plating | |
TW202027275A (en) | Semiconductor device and fabrication method thereof | |
US20230326994A1 (en) | Semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |