US20230154534A1 - Vertical nonvolatile memory device including memory cell string - Google Patents
Vertical nonvolatile memory device including memory cell string Download PDFInfo
- Publication number
- US20230154534A1 US20230154534A1 US18/156,543 US202318156543A US2023154534A1 US 20230154534 A1 US20230154534 A1 US 20230154534A1 US 202318156543 A US202318156543 A US 202318156543A US 2023154534 A1 US2023154534 A1 US 2023154534A1
- Authority
- US
- United States
- Prior art keywords
- memory cell
- dielectric film
- semiconductor layer
- voltage
- selected memory
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000015654 memory Effects 0.000 title claims abstract description 418
- 239000004065 semiconductor Substances 0.000 claims abstract description 135
- 230000008859 change Effects 0.000 claims abstract description 122
- 239000000463 material Substances 0.000 claims abstract description 53
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 claims abstract description 35
- 229910052760 oxygen Inorganic materials 0.000 claims abstract description 35
- 239000001301 oxygen Substances 0.000 claims abstract description 35
- 239000012212 insulator Substances 0.000 claims abstract description 20
- 239000000203 mixture Substances 0.000 claims description 17
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 claims description 12
- 229910000314 transition metal oxide Inorganic materials 0.000 claims description 11
- 239000010949 copper Substances 0.000 claims description 9
- XLOMVQKBTHCTTD-UHFFFAOYSA-N Zinc monoxide Chemical compound [Zn]=O XLOMVQKBTHCTTD-UHFFFAOYSA-N 0.000 claims description 8
- 239000011575 calcium Substances 0.000 claims description 8
- 239000011651 chromium Substances 0.000 claims description 8
- 239000011572 manganese Substances 0.000 claims description 8
- 239000010936 titanium Substances 0.000 claims description 8
- 229910052710 silicon Inorganic materials 0.000 claims description 7
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 claims description 5
- 229910052802 copper Inorganic materials 0.000 claims description 5
- 229910052735 hafnium Inorganic materials 0.000 claims description 5
- VBJZVLUMGGDVMO-UHFFFAOYSA-N hafnium atom Chemical compound [Hf] VBJZVLUMGGDVMO-UHFFFAOYSA-N 0.000 claims description 5
- 230000004044 response Effects 0.000 claims description 5
- OYPRJOBELJOOCE-UHFFFAOYSA-N Calcium Chemical compound [Ca] OYPRJOBELJOOCE-UHFFFAOYSA-N 0.000 claims description 4
- VYZAMTAEIAYCRO-UHFFFAOYSA-N Chromium Chemical compound [Cr] VYZAMTAEIAYCRO-UHFFFAOYSA-N 0.000 claims description 4
- GYHNNYVSQQEPJS-UHFFFAOYSA-N Gallium Chemical compound [Ga] GYHNNYVSQQEPJS-UHFFFAOYSA-N 0.000 claims description 4
- 229910001218 Gallium arsenide Inorganic materials 0.000 claims description 4
- PWHULOQIROXLJO-UHFFFAOYSA-N Manganese Chemical compound [Mn] PWHULOQIROXLJO-UHFFFAOYSA-N 0.000 claims description 4
- ZOKXTWBITQBERF-UHFFFAOYSA-N Molybdenum Chemical compound [Mo] ZOKXTWBITQBERF-UHFFFAOYSA-N 0.000 claims description 4
- 229910052777 Praseodymium Inorganic materials 0.000 claims description 4
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 claims description 4
- 229910052782 aluminium Inorganic materials 0.000 claims description 4
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 claims description 4
- 229910052791 calcium Inorganic materials 0.000 claims description 4
- 229910052804 chromium Inorganic materials 0.000 claims description 4
- 229910052733 gallium Inorganic materials 0.000 claims description 4
- 229910052732 germanium Inorganic materials 0.000 claims description 4
- 229910052738 indium Inorganic materials 0.000 claims description 4
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 claims description 4
- 229910052746 lanthanum Inorganic materials 0.000 claims description 4
- FZLIPJUXYLNCLC-UHFFFAOYSA-N lanthanum atom Chemical compound [La] FZLIPJUXYLNCLC-UHFFFAOYSA-N 0.000 claims description 4
- 229910052748 manganese Inorganic materials 0.000 claims description 4
- 229910052750 molybdenum Inorganic materials 0.000 claims description 4
- 239000011733 molybdenum Substances 0.000 claims description 4
- 229910052759 nickel Inorganic materials 0.000 claims description 4
- PUDIUYLPXJFUGB-UHFFFAOYSA-N praseodymium atom Chemical compound [Pr] PUDIUYLPXJFUGB-UHFFFAOYSA-N 0.000 claims description 4
- VSZWPYCFIRKVQL-UHFFFAOYSA-N selanylidenegallium;selenium Chemical compound [Se].[Se]=[Ga].[Se]=[Ga] VSZWPYCFIRKVQL-UHFFFAOYSA-N 0.000 claims description 4
- 229910052712 strontium Inorganic materials 0.000 claims description 4
- CIOAGBVUUVVLOB-UHFFFAOYSA-N strontium atom Chemical compound [Sr] CIOAGBVUUVVLOB-UHFFFAOYSA-N 0.000 claims description 4
- 229910052715 tantalum Inorganic materials 0.000 claims description 4
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 claims description 4
- 229910052719 titanium Inorganic materials 0.000 claims description 4
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 claims description 4
- 229910052721 tungsten Inorganic materials 0.000 claims description 4
- 239000010937 tungsten Substances 0.000 claims description 4
- 239000011787 zinc oxide Substances 0.000 claims description 4
- 241000206607 Porphyra umbilicalis Species 0.000 claims 1
- 239000010408 film Substances 0.000 description 161
- 238000010586 diagram Methods 0.000 description 20
- 238000012545 processing Methods 0.000 description 17
- 239000000758 substrate Substances 0.000 description 15
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 14
- 235000010956 sodium stearoyl-2-lactylate Nutrition 0.000 description 11
- 238000000034 method Methods 0.000 description 10
- 239000012535 impurity Substances 0.000 description 8
- 239000002210 silicon-based material Substances 0.000 description 8
- 238000013528 artificial neural network Methods 0.000 description 7
- 230000005684 electric field Effects 0.000 description 7
- 235000010957 calcium stearoyl-2-lactylate Nutrition 0.000 description 6
- 101100481702 Arabidopsis thaliana TMK1 gene Proteins 0.000 description 5
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 5
- 229910052681 coesite Inorganic materials 0.000 description 5
- 229910052906 cristobalite Inorganic materials 0.000 description 5
- 238000010801 machine learning Methods 0.000 description 5
- 239000010703 silicon Substances 0.000 description 5
- 239000000377 silicon dioxide Substances 0.000 description 5
- 229910052682 stishovite Inorganic materials 0.000 description 5
- 229910052905 tridymite Inorganic materials 0.000 description 5
- 239000004020 conductor Substances 0.000 description 4
- 238000009826 distribution Methods 0.000 description 4
- 229910052814 silicon oxide Inorganic materials 0.000 description 4
- 101100061515 Caenorhabditis elegans csk-1 gene Proteins 0.000 description 3
- 238000000231 atomic layer deposition Methods 0.000 description 3
- 238000005229 chemical vapour deposition Methods 0.000 description 3
- 230000006870 function Effects 0.000 description 3
- 230000014509 gene expression Effects 0.000 description 3
- 230000008569 process Effects 0.000 description 3
- 239000010409 thin film Substances 0.000 description 3
- 101100049574 Human herpesvirus 6A (strain Uganda-1102) U5 gene Proteins 0.000 description 2
- BPQQTUXANYXVAA-UHFFFAOYSA-N Orthosilicate Chemical compound [O-][Si]([O-])([O-])[O-] BPQQTUXANYXVAA-UHFFFAOYSA-N 0.000 description 2
- 101100166255 Saccharomyces cerevisiae (strain ATCC 204508 / S288c) CEP3 gene Proteins 0.000 description 2
- 230000005540 biological transmission Effects 0.000 description 2
- 238000013527 convolutional neural network Methods 0.000 description 2
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 2
- CJNBYAVZURUTKZ-UHFFFAOYSA-N hafnium(IV) oxide Inorganic materials O=[Hf]=O CJNBYAVZURUTKZ-UHFFFAOYSA-N 0.000 description 2
- 238000009413 insulation Methods 0.000 description 2
- 150000002500 ions Chemical class 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 2
- 239000007769 metal material Substances 0.000 description 2
- 239000012782 phase change material Substances 0.000 description 2
- 230000000306 recurrent effect Effects 0.000 description 2
- 101150064834 ssl1 gene Proteins 0.000 description 2
- 238000012360 testing method Methods 0.000 description 2
- 230000001131 transforming effect Effects 0.000 description 2
- 229910004129 HfSiO Inorganic materials 0.000 description 1
- 206010041067 Small cell lung cancer Diseases 0.000 description 1
- PNEYBMLMFCGWSK-UHFFFAOYSA-N aluminium oxide Inorganic materials [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 description 1
- 230000008901 benefit Effects 0.000 description 1
- 239000002131 composite material Substances 0.000 description 1
- 229910052593 corundum Inorganic materials 0.000 description 1
- 238000003066 decision tree Methods 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000020169 heat generation Effects 0.000 description 1
- 230000006698 induction Effects 0.000 description 1
- 230000001939 inductive effect Effects 0.000 description 1
- 238000012417 linear regression Methods 0.000 description 1
- 238000007477 logistic regression Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000000149 penetrating effect Effects 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 238000000513 principal component analysis Methods 0.000 description 1
- 238000007637 random forest analysis Methods 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 238000011160 research Methods 0.000 description 1
- 230000006403 short-term memory Effects 0.000 description 1
- 229910052709 silver Inorganic materials 0.000 description 1
- 239000004332 silver Substances 0.000 description 1
- 229910001845 yogo sapphire Inorganic materials 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
- G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
- G11C13/0007—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements comprising metal oxide memory material, e.g. perovskites
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B43/00—EEPROM devices comprising charge-trapping gate insulators
- H10B43/30—EEPROM devices comprising charge-trapping gate insulators characterised by the memory core region
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
- G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
- G11C13/0021—Auxiliary circuits
- G11C13/0069—Writing or programming circuits or methods
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B43/00—EEPROM devices comprising charge-trapping gate insulators
- H10B43/30—EEPROM devices comprising charge-trapping gate insulators characterised by the memory core region
- H10B43/35—EEPROM devices comprising charge-trapping gate insulators characterised by the memory core region with cell select transistors, e.g. NAND
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06N—COMPUTING ARRANGEMENTS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N3/00—Computing arrangements based on biological models
- G06N3/02—Neural networks
- G06N3/04—Architecture, e.g. interconnection topology
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
- G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
- G11C13/0021—Auxiliary circuits
- G11C13/004—Reading or sensing circuits or methods
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/04—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
- G11C16/0483—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells having several storage transistors connected in series
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/24—Bit-line control circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66833—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a charge trapping gate insulator, e.g. MNOS transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/792—Field effect transistors with field effect produced by an insulated gate with charge trapping gate insulator, e.g. MNOS-memory transistors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B43/00—EEPROM devices comprising charge-trapping gate insulators
- H10B43/20—EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels
- H10B43/23—EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels
- H10B43/27—EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels the channels comprising vertical portions, e.g. U-shaped channels
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B63/00—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices
- H10B63/30—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices comprising selection components having three or more electrodes, e.g. transistors
- H10B63/34—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices comprising selection components having three or more electrodes, e.g. transistors of the vertical channel field-effect transistor type
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B63/00—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices
- H10B63/80—Arrangements comprising multiple bistable or multi-stable switching components of the same type on a plane parallel to the substrate, e.g. cross-point arrays
- H10B63/84—Arrangements comprising multiple bistable or multi-stable switching components of the same type on a plane parallel to the substrate, e.g. cross-point arrays arranged in a direction perpendicular to the substrate, e.g. 3D cell arrays
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/801—Constructional details of multistable switching devices
- H10N70/881—Switching materials
- H10N70/883—Oxides or nitrides
- H10N70/8833—Binary metal oxides, e.g. TaOx
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2213/00—Indexing scheme relating to G11C13/00 for features not covered by this group
- G11C2213/70—Resistive array aspects
- G11C2213/71—Three dimensional array
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2213/00—Indexing scheme relating to G11C13/00 for features not covered by this group
- G11C2213/70—Resistive array aspects
- G11C2213/75—Array having a NAND structure comprising, for example, memory cells in series or memory elements in series, a memory element being a memory cell in parallel with an access transistor
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/20—Multistable switching devices, e.g. memristors
- H10N70/24—Multistable switching devices, e.g. memristors based on migration or redistribution of ionic species, e.g. anions, vacancies
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/801—Constructional details of multistable switching devices
- H10N70/821—Device geometry
- H10N70/826—Device geometry adapted for essentially vertical current flow, e.g. sandwich or pillar type devices
- H10N70/8265—Device geometry adapted for essentially vertical current flow, e.g. sandwich or pillar type devices on sidewalls of dielectric structures, e.g. mesa-shaped or cup-shaped devices
Definitions
- Inventive concepts relate to a vertical non-volatile memory device including a memory cell string.
- a nonvolatile memory device serving as a semiconductor memory device includes a plurality of memory cells that may store information even when a power supply is disconnected and may use the stored information again when power is supplied.
- the nonvolatile memory device may be used in a mobile phone, a digital camera, a personal digital assistant (PDA), a mobile computer device, a fixed computer device, and other devices.
- PDA personal digital assistant
- VNAND three-dimensional NAND
- a next-generation neuromorphic computing platform or a neural network Recently, research has been conducted on using a three-dimensional (or vertical) NAND (VNAND) in a chip forming a next-generation neuromorphic computing platform or a neural network.
- VNAND three-dimensional NAND
- a vertical nonvolatile memory device including a memory cell string using a resistance change material.
- a vertical nonvolatile memory device that includes a dielectric film including a mixture of a material of a semiconductor layer and a material of a resistance change layer between the semiconductor layer and the resistance change layer in a memory cell string.
- a nonvolatile memory device includes a plurality of memory cell strings.
- Each of the plurality of memory cell strings includes a semiconductor layer extending in a first direction and having a first surface opposite a second surface; a plurality of gates and a plurality of insulators extending in a second direction perpendicular to the first direction, the plurality of gates and the plurality of insulators being alternately arranged in the first direction; a gate insulating layer extending in the first direction between the plurality of gates and the first surface of the sem iconductor layer and between the plurality of insulators and the first surface of the semiconductor layer; and a dielectric film extending in the first direction on the second surface of the semiconductor layer, the dielectric film having a plurality of movable oxygen vacancies distributed therein.
- the dielectric film may include a mixture of a material of the semiconductor layer and a transition metal oxide.
- the material of the semiconductor layer may include at least one of Si, Ge, indium gallium zinc oxide (IGZO), and GaAs.
- the transition metal oxide may include an oxide of at least one of, for example, zirconium (Zr), hafnium (Hf), aluminum (Al), nickel (Ni), copper (Cu), molybdenum (Mo), tantalum (Ta), titanium (Ti), tungsten (W), chromium (Cr), strontium (Sr), lanthanum (La), manganese (Mn), calcium (Ca), and praseodymium (Pr).
- a proportion of the material of the semiconductor layer in the dielectric film may be, for example, about 20 at.% to about 80 at. %.
- the proportion of the material of the semiconductor layer in the dielectric film may be, for example, about 40 at.% to about 60 at. %.
- the proportion of the material of the semiconductor layer in the dielectric film may be constant within a deviation range of, for example, about 10% in an entire region of the dielectric film.
- a width of the dielectric film in the second direction may be, for example, about 1.5 nm to about 10 nm.
- the width of the dielectric film may be constant within a deviation range of, for example, about 10% in an entire region of the dielectric film.
- the dielectric film may include a plurality of first layers and plurality of second layers.
- the plurality of first layers may be formed of a material of the semiconductor layer and the plurality of second layers may be formed of a transition metal oxide.
- the plurality of first layers and the plurality of second layers may be alternately arranged in the first direction.
- the plurality of first layers and the plurality of second layers may be formed by an atomic layer deposition method or a chemical vapor deposition method.
- the thickness of each of the first layers and a thickness of each of the second layers may be, for example, about 0.1 nm to about 1 nm.
- a ratio of the thickness of each of the first layers to a sum of the thicknesses of each of the first layers and each of the second layers may be, for example, about 20% to about 80%.
- the ratio of the thickness of each of the first layers to a sum of the thicknesses of each of the first layers and each of the second layers may be, for example, about 40% to about 60%.
- a ratio of the thickness of each of the first layers to a sum of the thicknesses of each the first layers and each of the second layers may be constant within a deviation range of, for example, about 10% in an entire region of the dielectric film.
- each of the plurality of memory cell strings may further include a resistance change layer facing the second surface of the semiconductor layer and extending in the first direction, and the dielectric film may be between the second surface of the semiconductor layer and the resistance change layer.
- the dielectric film may include a mixture of a material of the semiconductor layer and a material of the resistance change layer.
- each corresponding memory cell string of the plurality of memory cell strings may include a plurality of memory cells arranged in a vertical stacked structure of the corresponding memory cell string.
- Each corresponding memory cell of the plurality of memory cells in the corresponding memory cell string may be defined by a corresponding gate among the plurality of gates in the corresponding memory cell, a part of the semiconductor layer of the corresponding memory cell string adjacent to the corresponding gate in the second direction, a part of the gate insulating layer of the corresponding memory cell string adjacent to the corresponding gate in the second direction, a part of the dielectric film of the corresponding memory cell string adjacent to the corresponding gate in the second direction, and a part of the resistance change layer of the corresponding memory cell string adjacent to the corresponding gate in the second direction.
- the nonvolatile memory device may further include a control logic and a bit line.
- the control logic may be configured to control voltages applied to at least one the plurality of memory cell strings such that, during a read mode, the control logic may be configured to apply a first voltage to an unselected memory cell and a second voltage to a selected memory cell.
- the first voltage may cause a current to flow only through the semiconductor layer of the unselected memory cell.
- the second voltage may cause current to flow through all of the semiconductor layer, the dielectric film, and the resistance change layer of the selected memory cell.
- the bit line may be configured to apply a read voltage to the selected memory cell.
- the unselected memory cell and the selected memory cell may be among the plurality of memory cells in the plurality of memory cell strings.
- the selected memory cell may be in a selected memory cell string among the plurality of memory cell strings.
- an absolute value of the second voltage may be less than an absolute value of the first voltage.
- the second voltage may have a value that causes a resistance of the semiconductor layer of the selected memory cell to be greater than or equal to a minimum resistance of a combined resistance of a resistance of the dielectric film and a resistance of the resistance change layer of the selected memory cell.
- the second voltage may have a value that causes a resistance of the semiconductor layer of the selected memory cell to be less than or equal to a maximum resistance of a combined resistance of a resistance of the dielectric film and a resistance of the resistance change layer of the selected memory cell.
- an absolute value of the second voltage may be greater than an absolute value of a third voltage
- the control logic may be configured to apply the third voltage to the selected memory cell for causing a current to flow through only the dielectric film and the resistance change layer of the selected memory cell in the selected memory cell string.
- control logic may be configured to control voltages applied to at least one of the plurality of memory cell strings in a program mode.
- the control logic may be configured to apply the first voltage to the unselected memory cell and the third voltage to the selected memory cell during the program mode.
- the bit line may be configured to apply a positive program voltage to the selected memory cell during the program mode.
- the dielectric film is configured such that, in response to the positive program voltage being applied to the selected memory cell through the bit line, the oxygen vacancies may move toward an interface between the semiconductor layer of the selected memory cell string and the dielectric film of the selective memory cell string in a partial region of the dielectric film corresponding to the selected memory cell, a density of the oxygen vacancies may increase at the interface between the semiconductor layer of the selected memory cell string and the dielectric film of the selected memory cell string, and a resistance of the partial region of the dielectric film of the selected memory cell string may be reduced.
- the dielectric film may be configured to have at least four different resistance states.
- the dielectric film may be configured to change a resistance state thereof based on a phenomenon in which electrons may be trapped and detrapped in traps formed by oxygen vacancies.
- control logic may be configured to control voltages applied to at least one of plurality of memory cell strings in an erase mode.
- the control logic may be configured to apply the first voltage to the unselected memory cell and the third voltage to the selected memory cell during the erase mode.
- the bit line may be configured to apply a negative erase voltage to the selected memory cell during the erase mode.
- the dielectric film may be configured such that, in response to the negative erase voltage being applied to the selected memory cell through the bit line, the oxygen vacancies move in a direction away from an interface between the semiconductor layer of the selected memory cell string and the dielectric film of the selected memory cell string in a partial region of the dielectric film of the selected memory cell string corresponding to the selected memory cell, a density of the oxygen vacancies is reduced at the interface between the semiconductor layer of the selected memory cell string and the dielectric film of the selected memory cell string, and a resistance of the partial region of the dielectric film of the selected memory cell string increases.
- a nonvolatile memory device includes a substrate; a plurality of gates and a plurality of insulators alternately stacked on each other on the substrate; a plurality of bit lines extending in a first direction crossing the plurality of gates extending in a second direction; and a plurality of memory cell strings spaced apart from each other on the substrate and extending vertically through the plurality of gates and the plurality of insulators.
- Each of the plurality of memory cell strings is connected to a corresponding bit line among the plurality of bit lines.
- Each of the plurality of memory cell strings includes a resistance change layer, a dielectric film surrounding the resistance change layer, a semiconductor layer surrounding the dielectric film, and a gate insulating layer surrounding the semiconductor layer.
- Each of the plurality of memory cell strings includes a plurality of memory cells stacked on top of each other.
- Each memory cell among the plurality of memory cells is defined by a corresponding gate, among the plurality of gates, connected respectively to a corresponding portion of the resistance change layer, a corresponding portion of the dielectric film, a corresponding portion of the semiconductor layer, and a corresponding portion of the gate insulating layer at a same height in a same one of the plurality of memory cell strings.
- Each memory cell is configured to have movable oxygen vacancies inside the corresponding portion of the dielectric film in response to voltages applied to the corresponding gate and the corresponding bit line connected to the memory cell.
- the nonvolatile memory device may further include a control logic coupled to the plurality of gates.
- the control logic may configured to read a selected memory cell by applying a first voltage to an unselected memory cell and a second voltage to the selected memory cell using two of the plurality of gates while a read voltage is applied to a selected memory cell string using the corresponding bit line connected to the selected memory cell string.
- the selected memory cell string may include the selected memory cell and the unselected memory cell among the plurality of memory cells in the selected memory cell string.
- the first voltage may cause a current to flow only through the corresponding portion of the semiconductor layer of the unselected memory cell.
- the second voltage may cause a current to flow through the corresponding portion of the semiconductor layer, the corresponding portion of the dielectric film, and the corresponding portion of the resistance change layer of the selected memory cell.
- the nonvolatile memory device may further include a control logic coupled to the plurality of gates.
- the control logic may be configured to program a selected memory cell by applying a first voltage to an unselected memory cell and a turn-off voltage to the selected memory cell using two of the plurality of gates while a positive program voltage is applied to a selected memory cell string using the corresponding bit line connected to the selected memory cell string.
- the selected memory cell string may include the selected memory cell and the unselected memory cell among the plurality of memory cells in the selected memory cell string.
- the first voltage may cause a current to flow only through the corresponding portion of the semiconductor layer of the unselected memory cell.
- the turn-off voltage may cause a current to flow through the corresponding portion of the dielectric film and the corresponding portion of the resistance change layer of the selected memory cell.
- the nonvolatile memory device may further include a control logic coupled to the plurality of gates.
- the control logic may be configured to erase a selected memory cell by applying a first voltage to an unselected memory cell and a turn-off voltage to the selected memory cell using two of the plurality of gates while a negative erase voltage is applied to a selected memory cell string using the corresponding bit line connected to the selected memory cell string.
- the selected memory cell string may include the selected memory cell and the unselected memory cell among the plurality of memory cells in the selected memory cell string.
- the first voltage may cause a current to flow only through the corresponding portion of the semiconductor layer of the unselected memory cell.
- the turn-off voltage may cause a current to flow through the corresponding portion of the dielectric film and the corresponding portion of the resistance change layer of the selected memory cell.
- the resistance change layer may include an oxide of at least one of zirconium (Zr), hafnium (Hf), aluminum (Al), nickel (Ni), copper (Cu), molybdenum (Mo), tantalum (Ta), titanium (Ti), tungsten (W), chromium (Cr), strontium (Sr), lanthanum (La), manganese (Mn), calcium (Ca), and praseodymium (Pr).
- the semiconductor layer may include silicon, germanium, indium gallium zinc oxide (IGZO), or GaAs.
- the gate insulating layer may include silicon oxide.
- the dielectric film may include a mixture of a material of the semiconductor layer and a transition metal oxide.
- FIG. 1 is a block diagram illustrating a memory system according to an embodiment
- FIG. 2 is a block diagram illustrating an implementation example of a memory device illustrated in FIG. 1 ;
- FIG. 3 is a block diagram illustrating a memory cell array illustrated in FIG. 1 ;
- FIG. 4 is a diagram illustrating an equivalent circuit corresponding to a memory block, according to an embodiment
- FIG. 5 is a perspective view schematically illustrating a physical structure corresponding to the memory block, according to the embodiment.
- FIG. 6 A is a cross-sectional view illustrating a cross section of an XZ plane of the memory block illustrated in FIG. 5 ;
- FIG. 6 B is a cross-sectional view illustrating a cross section of a YZ plane of the memory block illustrated in FIG. 5 ;
- FIG. 7 is a diagram illustrating an equivalent circuit of a memory block according to FIG. 4 in a program mode of a nonvolatile memory device, according to an embodiment
- FIG. 8 is a diagram schematically illustrating current movement in a dielectric film and a resistance change layer in a program mode, according to an embodiment
- FIG. 9 is a diagram illustrating a circuit in a read mode of a memory block, according to an embodiment
- FIG. 10 is a diagram illustrating current movement in a selected memory cell in a read mode, according to an embodiment
- FIG. 11 is a transmission electron microscope (TEM) photograph illustrating a structure designed to test an operation of a memory cell, according to an embodiment
- FIG. 12 illustrates a result of simulating an electric field distribution under an operation condition for resistance change induction in the structure illustrated in FIG. 11 ;
- FIG. 13 is a graph illustrating a change in intensity of an electric field according to a horizontal distance in the structure illustrated in FIG. 11 ;
- FIGS. 14 and 15 are example graphs illustrating resistance change characteristics of the structure illustrated in FIG. 11 ;
- FIGS. 16 A and 16 B are conceptual example diagrams illustrating movement of oxygen vacancy according to a resistance change operation in a dielectric film of a memory cell
- FIG. 17 is a cross-sectional view schematically illustrating a structure of a dielectric film in a memory cell, according to an embodiment.
- FIG. 18 is a diagram illustrating a neuromorphic apparatus and an external device connected thereto.
- “at least one of A, B, and C,” “at least one of A, B, or C,” “one of A, B, C, or a combination thereof,” and “one of A, B, C, and a combination thereof,” respectively, may be construed as covering any one of the following combinations: A; B; C; A and B; A and C; B and C; and A, B, and C.”
- ... unit/portion means a unit for processing at least one function or operation, which may be implemented as hardware or software or a combination of the hardware and the software.
- Connections of lines between configuration elements or connection members illustrated in the drawings represent functional connections and/or physical or circuit connections by way of example and may be replaced or represented as additional various functional connections, physical connections, or circuit connections in the actual device.
- FIG. 1 is a block diagram illustrating a memory system according to an embodiment.
- a memory system 10 may include a memory controller 100 and a memory device 200 .
- the memory controller 100 may perform a control operation for the memory device 200 , and as an example, the memory controller 100 may provide an address ADD and a command CMD to the memory device 200 , thereby, performing program (or write), read, and erase operations for the memory device 200 .
- data for a program operation and read data may be transmitted and received between the memory controller 100 and the memory device 200 .
- the memory device 200 may include a memory cell array 210 and a voltage generation device 220 .
- the memory cell array 210 may include a plurality of memory cells arranged in regions where a plurality of word lines and a plurality of bit lines intersect.
- the memory cell array 210 may include nonvolatile memory cells that store data in a nonvolatile manner and include flash memory cells such as a NAND flash memory cell array 210 or a NOR flash memory cell array 210 as nonvolatile memory cells.
- flash memory cells such as a NAND flash memory cell array 210 or a NOR flash memory cell array 210 as nonvolatile memory cells.
- the memory controller 100 may include a write/read controller 110 , a voltage controller 120 , and a data determination processor 130 .
- the write/read controller 110 may generate the address ADD and the command CMD for performing the program, read, and erase operations for the memory cell array 210 .
- the voltage controller 120 may generate a voltage control signal for controlling at least one voltage level used in the nonvolatile memory device 200 .
- the voltage controller 120 may generate a voltage control signal for controlling a voltage level of a word line for reading data from the memory cell array 210 or programming data to the memory cell array 210 .
- the data determination processor 130 may perform a discrimination operation for the data read from the memory device 200 . For example, the number of on cells and/or off cells among the memory cells may be determined by determining the data read from the memory cells. As an operation example, if a program is performed on a plurality of memory cells, a state of data of the memory cells may be determined by using a desired and/or alternatively predetermined read voltage, and thus, whether or not the program is normally completed for all cells may be determined.
- the memory device 200 may include the memory cell array 210 and the voltage generation device 220 .
- the memory cell array 210 may include non-volatile memory cells, and for example, the memory cell array 210 may include flash memory cells.
- the flash memory cells may be implemented in various forms, and for example, the memory cell array 210 may include three-dimensional (or vertical) NAND (VNAND) memory cells.
- the memory controller 100 , read/write controller 110 , voltage controller 120 , and data determination processor 130 may implemented with processing circuitry such as hardware including logic circuits; a hardware/software combination such as a processor executing software; or a combination thereof.
- the processing circuitry more specifically may include, but is not limited to, a central processing unit (CPU) , an arithmetic logic unit (ALU), a digital signal processor, a microcomputer, a field programmable gate array (FPGA), a System-on-Chip (SoC), a programmable logic unit, a microprocessor, application-specific integrated circuit (ASIC), etc.
- CPU central processing unit
- ALU arithmetic logic unit
- FPGA field programmable gate array
- SoC System-on-Chip
- ASIC application-specific integrated circuit
- the memory controller 100 in conjunction with the read/write controller 110 , voltage controller 120 , and data determination processor 130 may operate based on control signals for controlling operations of the memory device 200 discussed herein, thereby transforming the memory controller 100 — and read/write controller 110 , voltage controller 120 , and data determination processor 130 therein — into special purpose processing circuitry.
- FIG. 2 is a block diagram illustrating an implementation example of the memory device 200 illustrated in FIG. 1 .
- the memory device 200 may further include a row decoder 230 , an input/output circuit 240 , and a control logic 250 .
- the memory cell array 210 may be connected to one or more string select lines SSL, a plurality of word lines WL 1 to WLm, and one or more common source lines CSLs and may also be connected to a plurality of bit lines BL 1 to BLn.
- the voltage generation device 220 may generate one or more word line voltages V1 to Vi, and the word line voltages V1 to Vi may be provided to the row decoder 230 . Signals for program, read, and erase operations may be applied to the memory cell array 210 through the bit lines BL 1 to BLn.
- data to be programmed may be provided to the memory cell array 210 through the input/output circuit 240 , and the read data may be provided to an external device (for example, a memory controller) through the input/output circuit 240 .
- the control logic 250 may provide various control signals relating to a memory operation to the row decoder 230 and the voltage generation device 220 .
- the word line voltages V1 to Vi may be provided to various lines SSLs, WL 1 to WLm, and CSLs according to a decoding operation of the row decoder 230 .
- the word line voltages V1 to Vi may include a string select voltage, a word line voltage, and a ground select voltage
- the string select voltage may be provided to one or more string select lines SSLs
- the word line voltage may be provided to one or more word lines WL 1 to WLm
- the ground selection voltage may be provided to one or more common source lines CSLs.
- the control logic 250 , voltage generation device 220 , row decoder 230 , and input/output circuit 240 may implemented with processing circuitry such as hardware including logic circuits; a hardware/software combination such as a processor executing software; or a combination thereof.
- the processing circuitry more specifically may include, but is not limited to, a central processing unit (CPU), an arithmetic logic unit (ALU), a digital signal processor, a microcomputer, a field programmable gate array (FPGA), a System-on-Chip (SoC), a programmable logic unit, a microprocessor, application-specific integrated circuit (ASIC), etc.
- the control logic 250 in conjunction with the voltage generation device 220 , row decoder 230 , and input/output circuit 240 , may operate based on control signals for controlling operations of the memory cell array 210 discussed herein, thereby transforming the control logic 250 into special purpose processing circuitry.
- FIG. 3 is a block diagram illustrating the memory cell array illustrated in FIG. 1 .
- the memory cell array 210 includes a plurality of memory blocks BLK 1 to BLKz.
- Each memory block BLK has a three-dimensional structure (or vertical structure).
- each memory block BLK may include structures extending in first to third directions.
- each memory block BLK may include a plurality of memory cell strings extending in the second direction.
- the plurality of memory cell strings may be two-dimensionally arranged in the first and third directions.
- Each memory cell string is connected to the bit line BL, the string select line SSL, the word line WL, and the common source line CSL.
- each of the memory blocks BLK 1 to BLKz may be connected to a plurality of bit lines BL, a plurality of string select lines SSLs, a plurality of word lines WL, and a plurality of common source lines CSL.
- the memory blocks BLK 1 to BLKz will be described in more detail with reference to FIG. 4 .
- FIG. 4 is a diagram illustrating an equivalent circuit corresponding to a memory block according to an embodiment.
- each of the memory blocks BLK 1 to BLKz of the memory cell array 210 of FIG. 3 is illustrated in FIG. 4 .
- each of the memory blocks BLK 1 to BLKz includes a plurality of memory cell strings CS 11 to CSkn.
- the plurality of memory cell strings CS 11 to CSkn may be arranged two-dimensionally in a row direction and a column direction to form rows and columns.
- Each of the memory cell strings CS 11 to CSkn includes a plurality of memory cells MC and a plurality of string select transistors SST.
- the memory cells MC and the string select transistors SST in each of the memory cell strings CS 11 to CSkn may be stacked in a height direction.
- Rows of the plurality of memory cell strings CS 11 to CSkn are respectively connected to different string select lines SSL 1 to SSLk.
- the string select transistors SST of the memory cell strings CS 11 to CS1n are commonly connected to the string select line SSL 1 .
- the string select transistors SST of the memory cell strings CSk1 to CSkn are commonly connected to the string select line SSLk.
- columns of the plurality of memory cell strings CS 11 to CSkn are respectively connected to different bit lines BL 1 to BLn.
- the memory cells MC and the string select transistors SST of the memory cell strings CS 11 to CSk1 may be commonly connected to the bit line BL 1
- the memory cells MC and the string select transistors SST of the memory cell strings CS1n to CSkn may be commonly connected to the bit line BLn.
- rows of the plurality of memory cell strings CS 11 to CSkn may be respectively connected to different common source lines CSL 1 to CSLk.
- the string select transistors SST of the plurality of memory cell strings CS 11 to CS1n may be commonly connected to the common source line CSL 1
- the string select transistors SST of the plurality of memory cell strings CSk1 to CSkn may be commonly connected to the common source line CSLk.
- the memory cells MC located at the same height from a substrate may be commonly connected to one word line WL, and the memory cells MC located at different heights may be respectively connected to different word lines WL 1 to WLm.
- the memory block illustrated in FIG. 4 is an example. Embodiments of inventive concepts are not limited to the memory block illustrated in FIG. 4 .
- the number of rows of the plurality of memory cell strings CS 11 to CSkn may be increased or reduced. As the number of rows of the plurality of memory cell strings CS 11 to CSkn changes, the number of string select lines connected to the rows of the memory cell strings CS 11 to CSkn and the number of memory cell strings CS 11 to CSkn connected to one bit line may also be changed. As the number of rows of the memory cell strings CS 11 to CSkn is changed, the number of common source lines connected to the rows of the memory cell strings CS 11 to CSkn may also be changed.
- the number of columns of the memory cell strings CS 11 to CSkn may be increased or reduced. As the number of columns of the memory cell strings CS 11 to CSkn changes, the number of bit lines connected to the columns of the memory cell strings CS 11 to CSkn, and the number of memory cell strings CS 11 to CSkn connected to one string select line may also be changed.
- a height of each of the memory cell string CS 11 to CSkn may be increased or reduced.
- the number of memory cells MC stacked on each of the memory cell strings CS 11 to CSkn may be increased or reduced.
- the number of word lines WL may also be changed.
- the string select transistors provided to each of the memory cell strings CS 11 to CSkn may be increased.
- the number of string select transistors provided to each of the memory cell strings CS 11 to CSkn is changed, the number of string select lines or common source lines may also be changed. If the number of string select transistors is increased, the string select transistors may be stacked in the same form as the memory cells MC.
- writing and reading may be performed for each row of the memory cell strings CS 11 to CSkn.
- the memory cell strings CS 11 to CSkn may be selected for each row by the common source lines CSLs, and the memory cell strings CS 11 to CSkn may be selected for each row by the string select lines SSLs.
- writing and reading may be performed for each page.
- the page may be one row of the memory cells MC connected to one word line WL.
- the memory cells MC may be selected for each page by the word lines WL.
- FIG. 5 is a perspective view schematically illustrating a physical structure corresponding to a memory block according to an embodiment
- FIG. 6 A is a cross-sectional view illustrating a cross section of an XZ plane of the memory block illustrated in FIG. 5
- FIG. 6 B is a cross-sectional view illustrating a cross section of a YZ plane of the memory block illustrated in FIG. 5 .
- the memory block includes a substrate 501 .
- the substrate 501 may include a silicon material doped with a first-type impurity.
- the substrate 501 may include a silicon material doped with a p-type impurity.
- the substrate 501 may be, for example, a p-type well (for example, a pocket p-well).
- a p-type well for example, a pocket p-well.
- a doped region 510 is formed in an upper region of the substrate 501 .
- the doped region 510 is a second type region that is electrically opposite to the substrate 501 .
- the doped region 510 is an n-type region.
- it is assumed that the doped region 510 is an n-type region.
- the doped region 510 is not limited to the n-type region.
- the doped region 510 may become a common source line.
- a plurality of gates 531 extending in a horizontal direction and a plurality of insulators 532 extending in the horizontal direction may be alternately arranged on the substrate 501 .
- the plurality of gates 531 and the plurality of insulators 532 may be alternately stacked in a vertical direction orthogonal to the horizontal direction.
- the gate 531 may include at least one of a metal material (for example, copper, silver, and so on) and silicon doped at a high concentration
- the plurality of insulators 532 may include a silicon oxide, and inventive concepts are not limited thereto.
- Each of the gates 531 is connected to one of the word line WL and the string selection line SSL.
- the memory block includes a plurality of pillars 520 penetrating the plurality of gates 531 and the plurality of insulator 532 alternately arranged in the vertical direction.
- Each of the pillars 520 may be configured by a plurality of layers in the horizontal direction.
- an outermost layer of the pillar 520 may be a gate insulating layer 521 .
- the gate insulating layer 521 may include a silicon oxide.
- the gate insulating layer 521 may be conformally deposited on the plurality of gates 531 and the plurality of insulators 532 to extend in the vertical direction.
- a semiconductor layer 522 may be conformally deposited along a surface of the gate insulating layer 521 to extend in the vertical direction.
- the semiconductor layer 522 may include a silicon material doped with the first-type impurity.
- the semiconductor layer 522 may include a silicon material doped with the same type impurity as the substrate 501 , and for example, when the substrate 501 includes a silicon material doped with a p type impurity, the semiconductor layer 522 may also include a silicon material doped with the p-type impurity.
- the semiconductor layer 522 may also include materials such as Ge, indium gallium zinc oxide (IGZO), and GaAs.
- a dielectric film 525 (also referred to as a dielectric layer) may be conformally deposited along a surface of the semiconductor layer 522 to extend in the vertical direction.
- the dielectric film 525 may be formed of a mixture of a material of the semiconductor layer 522 and a material of a resistance change layer 523 which will be described below.
- the resistance change layer 523 may be disposed along a surface of the dielectric film 525 .
- the resistance change layer 523 may be disposed to be in direct contact with the dielectric film 525 and may be conformally deposited on the dielectric film 525 .
- the resistance change layer 523 may be formed of a material of which resistance changes depending on an applied voltage.
- the resistance change layer 523 may change from a high resistance state to a low resistance state or a low resistance state to a high resistance state depending on a voltage applied to the gate 531 .
- the resistance change layer 523 may include a transition metal oxide.
- the resistance change layer 523 may include an oxide of at least one element selected from a group including zirconium (Zr), hafnium (Hf), aluminum (Al), nickel (Ni), copper (Cu), molybdenum (Mo), tantalum (Ta), titanium (Ti), tungsten (W), chromium (Cr), strontium (Sr), lanthanum (La), manganese (Mn), calcium (Ca), and praseodymium (Pr).
- the dielectric film 525 may be formed of a mixture of the transition metal oxide and the material of the semiconductor layer 522 described above.
- the dielectric film 525 may be formed of hafnium silicate (Hf silicate, HfSi x O y ).
- the dielectric film 525 may be formed of AlGe x O y .
- x and y may change depending on a ratio the material of the semiconductor layer 522 to the material of the resistance change layer 523 in the dielectric film 525 .
- various mixtures may be used as the dielectric film 525 .
- the dielectric film 525 may change from a high resistance state to a low resistance state or a low resistance state to a high resistance state together with the resistance change layer 523 depending on the voltage applied to the gate 531 .
- a plurality of movable oxygen vacancies are distributed in the dielectric film 525 , and thus, a resistance state of the dielectric film 525 may be easily changed by a phenomenon in which electrons are trapped or detrapped in traps formed by oxygen vacancies Accordingly, the dielectric film 525 substantially provides a change in resistance, and the resistance change layer 523 may provide a resistance change material to the dielectric film 525 .
- a proportion of the material of the semiconductor layer 522 in the dielectric film 525 may be appropriately selected so that a sufficient amount of oxygen vacancies may be generated inside the dielectric film 525 .
- the proportion of the material of the semiconductor layer 522 in the dielectric film 525 may change depending on a transition metal oxide and a semiconductor material which are used and may be about 20 at.% to about 80 at.%.
- the proportion of the material of the semiconductor layer 522 in the dielectric film 525 may be, for example, about 40 at.% to about 60 at.%.
- a mixture thin film formed of a mixture of the material of the semiconductor layer 522 and the material of the resistance change layer 523 may be naturally formed at an interface between the semiconductor layer 522 and the resistance change layer 523 .
- the naturally formed mixture thin film does not have a uniform composition.
- the dielectric film 525 is intentionally formed between the semiconductor layer 522 and the resistance change layer 523 .
- the intentionally formed dielectric film 525 as such may have a relatively uniform composition over the entire region of the dielectric film 525 .
- the proportion of the material of the semiconductor layer 522 in the dielectric film 525 may be maintained constant within a deviation range of about 10% in the entire region of the dielectric film 525 .
- a width of the dielectric film 525 may be selected to obtain a distance in which the oxygen vacancy may move in the horizontal direction.
- the width of the dielectric film 525 in the horizontal direction may be selected within a range of about 1.5 nm to about 10 nm.
- the mixture thin film naturally formed between the material of the semiconductor layer 522 and the material of the resistance change layer 523 does not have a uniform width.
- the intentionally formed dielectric film 525 may have a relatively uniform width over the entire region of the dielectric film 525 .
- the width of the dielectric film 525 may be maintained constant within a deviation range of about 10% in the entire region of the dielectric film 525 .
- An insulating support 524 may be disposed inside the resistance change layer 523 .
- the insulating support 524 may include a silicon oxide.
- One insulating support 524 , and the resistance change layer 523 , the dielectric film 525 , the semiconductor layer 522 , the gate insulating layer 521 , the plurality of gates 531 , and the plurality of insulators 532 which are sequentially arranged outside the insulating support 524 configure one memory cell string CS. Accordingly, the insulating support 524 is disposed at the center of the memory cell string CS.
- the semiconductor layer 522 , and the dielectric film 525 and the resistance change layer 523 which are sequentially disposed on an inner surface of the semiconductor layer 522 may be in contact with the doped region 510 , that is, the common source region to be electrically connected to the common source region.
- the gates 531 and the insulators 532 arranged on an outer surface of the gate insulating layer 521 may not be in contact with the doped region 510 .
- a drain 540 may be disposed on the pillar 520 .
- the drain 540 may include a silicon material doped with a second-type impurity.
- the drain 540 may include a silicon material doped with an n-type impurity.
- a bit line 550 may be disposed on the drain 540 .
- the drain 540 and the bit line 550 may be connected through a contact plug.
- the bit line 550 may include a metal material, and for example, the bit line 550 may include polysilicon.
- the bit line 550 may include a conductive material.
- the plurality of gates 531 , the plurality of insulators 532 , the gate insulating layer 521 , the semiconductor layer 522 , the dielectric film 525 and the resistance change layer 523 are configuration elements of the memory cell string CS.
- the gate 531 , the gate insulating layer 521 , and the semiconductor layer 522 may be configuration elements of the transistor, and the resistance change layer 523 and the dielectric film 525 may become a resistor.
- any one of the gates 531 , a part of the gate insulating layer 521 adjacent to the one gate 531 in the horizontal direction, a part of the semiconductor layer 522 , a part of the dielectric film 525 , and a part of the resistance change layer 523 are configuration elements of one memory cell MC.
- the plurality of memory cells MC are arranged in a vertical stacked structure to form each memory cell string CS.
- the dielectric film 525 and the resistance change layer 523 may have a high resistance state or a low resistance state, and thus, “0” and “1” may be written to the memory cell MC.
- the semiconductor layer 522 of the transistor is connected in parallel to the dielectric film 525 and the resistance change layer 523 , and the parallel structures are continuously arranged in the vertical direction to form the memory cell string CS.
- the common source line 510 and the bit line 550 may be connected to both ends of the memory cell string CS, respectively.
- program, read, and erase processes may be performed for the plurality of memory cells MC by applying voltages to the common source line 510 and the bit line 550 .
- a memory block is configured by using the resistance change layer 523 instead of using a phase change material, and thus, a heat generation problem, a stress (pressure) problem, and so on due to use of the phase change material may be reduced.
- the memory block by configuring the memory block and operating the memory block as described above, ion movement between adjacent memory cells, a leakage current due to the ion movement, and an operation failure may be limited and/or prevented even when the memory cells included in the memory block are repeatedly operated.
- the memory block according to the present embodiment may solve a scaling issue between memory cells of a next-generation vertical NAND (VNAND), and thus, density may be dramatically increased. Accordingly, a memory capacity may be greatly increased.
- VNAND next-generation vertical NAND
- a resistance state may be changed more easily and accurately by disposing the dielectric film 525 through which oxygen vacancies may move between the semiconductor layer 522 and the resistance change layer 523 .
- the memory block according to the present embodiment may be implemented in the form of a chip to be used as a Neuromorphic Computing platform.
- the memory block according to inventive concepts may be implemented in the form of a chip to be used for configuring a Neural Network.
- FIG. 7 is a diagram illustrating an equivalent circuit of the memory block according to FIG. 4 in a program mode of a nonvolatile memory device according to an embodiment.
- a plurality of memory cells 710 and 720 illustrated in FIG. 7 may include the gate 531 , the gate insulating layer 521 , the semiconductor layer 522 , the dielectric film 525 , and the resistance change layer 523 illustrated in FIG. 5 .
- the plurality of memory cells 710 and 720 of the memory block may be divided into a selected memory cell 710 and an unselected memory cell 720 .
- a program mode of a nonvolatile memory device refers to a mode for performing a program operation for a memory cell included in the memory block, and the selected memory cell 710 may refer to a memory cell that is a target of a program operation.
- the control logic 250 may control a turn-on voltage Von to be applied to the string select line SSL connected to the selected memory cell 710 among the plurality of string select lines SSLs.
- the control logic 250 may apply the turn-on voltage Von to the word line WL connected to the unselected memory cells 720 among the plurality of word lines WL and may apply the turn-off voltage Voff to the word line WL connected to the selected memory cell 710 among the plurality of word lines WL.
- the turn-on voltage Von turns on the transistor and may also be referred to as a voltage that causes a current to flow through only a semiconductor layer of the transistor.
- the turn-off voltage Voff turns off the transistor and may also be referred to as a voltage that limits and/or prevents a current from flowing through the sem iconductor layer of the transistor.
- Values of the turn-on voltage Von and the turn-off voltage Voff may change depending on types, thicknesses, and so on of materials forming the gate 531 , the gate insulating layer 521 , the semiconductor layer 522 , the dielectric film 525 , and the resistance change layer 523 which configure the plurality of memory cells MC.
- an absolute value of the turn-on voltage Von may be greater than an absolute value of the turn-off voltage Voff.
- a program voltage Vprogram may be applied to the bit line BL connected to the selected memory cell 710 among the plurality of bit lines BLs.
- the program voltage Vprogram may be provided from the outside, for example, the memory controller 100 through the input/output circuit 240 .
- the program voltage Vprogram is a voltage for recording data in the memory cell MC, and a value of the program voltage Vprogram may change depending on the data.
- the bit line BL not connected to the selected memory cell 710 among the plurality of bit lines BLs may be grounded or floated. As the bit line not connected to the selected memory cell 710 is grounded or floated, power loss due to a leakage current may be limited and/or prevented. Then, the control logic 250 may perform a program operation for the selected memory cell 710 .
- the semiconductor layer 522 of the unselected memory cell 720 has conductor characteristics
- the turn-off voltage Voff is applied to the selected memory cell 710
- the semiconductor layer 522 of the selected memory cell 710 has insulation characteristics. Accordingly, a voltage difference according to the program voltage Vprogram is generated in the selected memory cell 710 .
- the dielectric film 525 and the resistance change layer 523 of the selected memory cell 710 may be in a low resistance state as oxygen vacancies move toward the semiconductor layer 522 due to the voltage difference in the selected memory cell 710 .
- That the dielectric film 525 and the resistance change layer 523 of the selected memory cell 710 are in a low resistance state may mean that a value of resistance included in the selected memory cell 710 is reduced.
- the selected memory cell 710 may have ohmic conduction characteristics in the low resistance state of the dielectric film 525 and the resistance change layer 523 .
- FIG. 8 is a diagram schematically illustrating a current movement in the dielectric film 525 and the resistance change layer 523 in the program mode according to an embodiment.
- the memory block may include the gate 531 , the insulator 532 , the gate insulating layer 521 , the semiconductor layer 522 , the dielectric film 525 , the resistance change layer 523 , and the insulating support 524 .
- the gate insulating layer 521 , the semiconductor layer 522 , the dielectric film 525 , the resistance change layer 523 , and the insulating support 524 may extend in a vertical direction.
- the gate 531 and the insulator 532 may extend in a horizontal direction and may be alternately stacked in the vertical direction.
- the gate 531 , the gate insulating layer 521 , and the semiconductor layer 522 may be one configuration element of the transistor, and the dielectric film 525 and the resistance change layer 523 may correspond to a resistor.
- control logic 250 performs control such that the turn-on voltage Von is applied to a gate 531 b of the unselected memory cell 720 and the turn-off voltage Voff is applied to a gate 531 a of the selected memory cell 710 . Then, a semiconductor layer 522 b corresponding to the gate 531 b of the unselected memory cell 720 may have conductor characteristics, and a semiconductor layer 522 a corresponding to the gate 531 a of the selected memory cell 710 may have insulation characteristics.
- a positive (+) program voltage Vprogram is applied to a bit line electrically connected to the selected memory cell 710 , a voltage difference is generated between upper portions and lower portions of the dielectric film 525 a and the resistance change layer 523 a corresponding to the selected memory cell 710 and a program current Iprogram may flow through the semiconductor layer 522 b corresponding to the gate 531 b of the unselected memory cell 720 .
- the voltage difference causes oxygen vacancies inside the dielectric film 525 a corresponding to the selected memory cell 710 to be directed in a direction of the semiconductor layer 522 a .
- a conductive filament is formed.
- the dielectric film 525 a and the resistance change layer 523 a corresponding to the selected memory cell 710 enter a low resistance state due to a change in a current conduction shape.
- most of the resistance change occurs inside the dielectric film 525 a .
- the selected memory cell 710 may have ohmic conduction characteristics.
- the selected memory cell 710 may have bulk conduction characteristics such as hopping, SCLC, and poole-frenkel.
- resistance states of the dielectric film 525 a and the resistance change layer 523 a of the selected memory cell 710 change in response to the program voltage Vprogram, and thus, the selected memory cell 710 performs a program operation.
- the voltage difference is not generated between the upper portions and the lower portions of the dielectric film 525 b and the resistance change layer 523 b of the unselected memory cell 720 . Accordingly, the oxygen vacancies do not move inside the dielectric film 525 b and the resistance change layer 523 b corresponding to the unselected memory cell 720 .
- a negative (-) erase voltage Verase is applied to a bit line electrically connected to the selected memory cell 710 . Then, oxygen vacancies are scattered in the dielectric film 525 a and the resistance change layer 523 a corresponding to the selected memory cell 710 , and thus, the dielectric film 525 a and the resistance change layer 523 a corresponding to the selected memory cell 710 may enter a high resistance state.
- FIG. 9 is a diagram illustrating a circuit in a read mode of a memory block according to an embodiment.
- Each of a plurality of memory cells 810 and 820 illustrated in FIG. 9 may include the gate 531 , the gate insulating layer 521 , the sem iconductor layer 522 , the dielectric film 525 , and the resistance change layer 523 illustrated in FIG. 5 .
- the memory cells 810 and 820 of the memory block may be divided into a selected memory cell 810 and an unselected memory cell 820 .
- a read mode of a nonvolatile memory device may refer to a mode in which a read operation is performed for a memory cell included in a memory block, and the selected memory cell 810 may refer to a memory cell that is a target of the read operation.
- the control logic 250 may apply the turn-on voltage Von to the string select line SSL connected to the selected memory cell 810 among the plurality of string selection lines SSLs and may apply the turn-on voltage Von to the word line WL connected to the unselected memory cell 820 among the plurality of word lines WL.
- the turn-on voltage Von turns on the transistor and may also be referred to as a voltage that causes a current to flow through only the semiconductor layer 522 of the transistor.
- the turn-off voltage Voff turns off the transistor and may also be referred to as a voltage that limits and/or prevents a current from flowing through the semiconductor layer 522 of the transistor.
- the turn-on voltage Von and the turn-off voltage Voff may change depending on types, thicknesses, and so on of the materials forming the gate 531 , the gate insulating layer 521 , the semiconductor layer 522 , the dielectric film 525 , and the resistance change layer 523 that configure the plurality of memory cells MC.
- an absolute value of the turn-on voltage Von may be greater than an absolute value of the turn-off voltage Voff.
- control logic 250 may apply a current-on voltage Vion to the word line WL connected to the selected memory cell 810 .
- the current-on voltage Vion refers to a voltage having a value that causes a current to flow through all of the semiconductor layer 522 , the dielectric film 525 , and the resistance change layer 523 of the transistor included in the selected memory cell 810 .
- An absolute value of the current-on voltage Vion may be greater than the absolute value of the turn-off voltage Voff and may be less than the absolute value of the turn-on voltage Von.
- a value of the current-on voltage Vion may change depending on types, thicknesses, and so on of materials forming the gate 531 , the gate insulating layer 521 , the semiconductor layer 522 , the dielectric film 525 , and the resistance change layer 523 that configure the plurality of memory cells.
- the current-on voltage Vion may have a value that causes a resistance distribution of the selected memory cell 810 to have a linear scale.
- a read voltage Vread may be applied to the bit line BL connected to the selected memory cell 810 among the plurality of bit lines BLs.
- the read voltage Vread may be provided from the outside, for example, the memory controller 100 through the input/output circuit 240 .
- the read voltage Vread may be a voltage for reading data recorded in the selected memory cell 810 .
- the bit line BL not connected to the selected memory cell 810 among the plurality of bit lines BLs may be grounded or floated. Then, a read operation for the selected memory cell 810 may be performed.
- FIG. 10 is a diagram illustrating a current movement in a selected memory cell in a read mode according to an embodiment.
- the read voltage Vread is applied to the bit line BL connected to the selected memory cell 810 and the turn-on voltage Von is applied to the unselected memory cell 820 and thus, the semiconductor layer 522 d of the unselected memory cell 820 has conductor characteristics. Therefore, a read current Iread flows through a semiconductor layer 522 d of the unselected memory cell 820 .
- the current-on voltage Vion is applied to the selected memory cell 810 , and thus, the read current flows through a semiconductor layer 522 c , a dielectric film 525 c , and a resistance change layer 523 c of the selected memory cell 810 .
- the current-on voltage Vion may have a value that causes the resistance Rsi of the semiconductor layer 522 c to be similar to a combined resistance of the resistance R1 of the dielectric film 525 c and the resistance R2 of the resistance change layer 523 c .
- a composite resistance is formed by connecting a resistance R1 of the dielectric film 525 c and a resistance R2 of the resistance change layer 523 c in parallel.
- a value of the current-on voltage Vion may be selected such that a resistance Rsi of the semiconductor layer 522 c corresponding to the selected memory cell 810 is greater than or equal to a minimum resistance of the combined resistance of the resistance R1 of the dielectric film 525 c and the resistance R2 of the resistance change layer 523 c , or the resistance Rsi of the semiconductor layer 522 c of the selected memory cell 810 is less than or equal to a maximum resistance of the combined resistance of the resistance R1 of the dielectric film 525 c and the resistance R2 of the resistance change layer 523 c of the selected memory cell 810 .
- a total resistance of the selected memory cell 810 may be determined by a parallel resistance of the resistance Rsi of the semiconductor layer 522 c , the resistance R1 of the dielectric film 525 c , and the resistance R2 of the resistance change layer 523 c .
- the read current does not flow through a dielectric film 525 d and a resistance change layer 523 d of the unselected memory cell 820 and flows through only the semiconductor layer 522 d . Accordingly, the read current may be determined by the total resistance of the selected memory cell 810 . Then, the total resistance of the selected memory cell 810 may be determined by measuring a strength of the read current.
- FIG. 11 is a transmission electron microscope (TEM) photograph illustrating a structure designed to test an operation of a memory cell according to an embodiment.
- TEM transmission electron microscope
- a SiO 2 layer is stacked on the doped n + Si layer, and the doped n + Si layer is stacked on the SiO 2 layer.
- the dielectric film 525 , the resistance change layer 523 , and the insulating support 524 are formed on a side surface of a n + Si/SiO 2 /n + Si stacked structure.
- the doped n + Si layer is used as a semiconductor layer of the turned-on unselected memory cell, and the SiO 2 layer is used as a semiconductor layer of the turned-off selected memory cell.
- HfSiO is used as the dielectric film 525
- HfO 2 is used as the resistance change layer 523 .
- FIG. 12 illustrates a result of simulating an electric field distribution under an operation condition for inducing a resistance change in the structure illustrated in FIG. 11
- FIG. 13 is a graph illustrating a change in strength of an electric field according to a horizontal distance in the structure illustrated in FIG. 11 .
- FIGS. 14 and 15 are example graphs illustrating resistance change characteristics of the structure illustrated in FIG. 11 .
- a resistance change phenomenon (a set operation or a program operation) from a high resistance state to a low resistance state is induced at approximately +7 V
- a resistance change phenomenon (a reset operation or an erase operation) from a low resistance state to a high resistance state is induced at approximately -4 V.
- the resistance change phenomenon is induced in a region of approximately 100 nA or less, and thus, an operation may be performed with very low power consumption.
- the dielectric film 525 may have four different resistance states in the structure illustrated in FIG. 11 . Accordingly, when the dielectric film 525 is used, one memory cell may process 2 bits of information. In the graphs illustrated in FIG. 14 and FIG. 15 , the dielectric film 525 is formed of the same material, and resistance change characteristic of the dielectric film 525 may be changed only by controlling a current flowing through the dielectric film 525 .
- a resistance of a channel of the unselected memory cell 720 changes depending on a strength of the turn-on voltage applied to the gate 531 b of the unselected memory cell 720 . Accordingly, when the program voltage applied to the bit line BL connected to the selected memory cell 710 is fixed, a current flowing through the dielectric film 525 a and the resistance change layer 523 a of the selected memory cell 710 may change depending on the intensity of the turn-on voltage applied to the gate 531 b of the unselected memory cell 720 .
- resistance change characteristics and a resistance state of the dielectric film 525 may be selected by selecting a condition of the current flowing through the dielectric film 525 and the resistance change layer 523 under the control of the turn-on voltage applied to the gate 531 b of the unselected memory cell 720 .
- FIGS. 16 A and 16 B are conceptual example diagrams illustrating movement of oxygen vacancy according to a resistance change operation inside the dielectric film 525 of the memory cell.
- FIG. 16 A when a plurality of oxygen vacancies OV in the dielectric film 525 are evenly scattered inside the dielectric film 525 , the dielectric film 525 is in a high resistance state.
- FIG. 16 B when the plurality of oxygen vacancies OV in the dielectric film 525 are moved toward an interface with the semiconductor layer 522 and are intensively distributed at the interface with the semiconductor layer 522 , the dielectric film 525 is in a low resistance state.
- the change in resistance of the dielectric film 525 may be described as a phenomenon in which electrons are trapped and detrapped in traps formed by the oxygen vacancies (OV).
- OV oxygen vacancies
- the dielectric film 525 is in a high resistance state.
- the dielectric film 525 is in a low resistance state.
- the dielectric film 525 may enter a low resistance state.
- the oxygen vacancies (OV) collected at the interface between the dielectric film 525 and the semiconductor layer 522 are evenly scattered inside the dielectric film 525 to move away from the interface between the dielectric film 525 and the semiconductor layer 522 according to an erase operation, the dielectric film 525 may return to a high resistance state.
- a positive program voltage may be applied to a selected memory cell in a memory cell string through a bit line.
- the oxygen vacancies OV move toward the interface between the semiconductor layer 522 and the dielectric film 525 .
- a resistance of the partial region of the dielectric film 525 corresponding to the selected memory cell is reduced.
- a negative (-) erase voltage may be applied to a selected memory cell in a memory cell string through a bit line.
- the oxygen vacancies OV move in a direction away from the interface between the semiconductor layer 522 and the dielectric film 525 in the partial region of the dielectric film 525 corresponding to the selected memory cell, and thus, a density of the oxygen vacancies OV at the interface between the semiconductor layer 522 and the dielectric film 525 is reduced. Then, the resistance of the partial region of the dielectric film 525 corresponding to the selected memory cell increases.
- FIG. 17 is a cross-sectional view schematically illustrating a structure of the dielectric film 525 in a memory cell according to an embodiment.
- the dielectric film 525 may include a plurality of first layers 525 x formed of a material of the semiconductor layer 522 and a plurality of second layers 525 y formed of a transition metal oxide.
- the second layer 525 y may be formed of a material of the resistance change layer 523 .
- the plurality of first layers 525 x and the plurality of second layers 525 y may be alternately stacked in the vertical direction. Then, the dielectric film 525 may function on average as a mixture layer in which a material of the semiconductor layer 522 and a material of the resistance change layer 523 are mixed.
- the plurality of first layers 525 x and the plurality of second layers 525 y may be formed by, for example, an atomic layer deposition method or a chemical vapor deposition method. Particularly, when the atomic layer deposition method is used, the first layer 525 x and the second layer 525 y may be repeatedly formed very thinly for each atomic layer, and thus, the material of the semiconductor layer 522 and the material of the resistance change layer 523 may be mixed very uniformly in the dielectric film 525 . For example, a thickness t1 of each of the first layers 525 x and a thickness t2 of each of the second layers 525 y may be selected in a range from approximately 0.1 nm to approximately 1 nm.
- a ratio of the material of the semiconductor layer 522 to the material of the resistance change layer 523 in the dielectric film 525 may be determined by a ratio of the thickness t1 of each of the first layers 525 x to the thickness t2 of each of the second layers 525 y .
- a ratio of the thickness of each of the first layers 525 x to the sum (t1 + t2) of the thicknesses of each of the first layers 525 x and each of the second layers 525 y may be about 20% to about 80%.
- ratio of the thickness t1 of each of the first layers 525 x to the sum (t1 + t2) of the thicknesses of each of the first layers 525 x and each of the second layers 525 y may be about 40% to about 60%.
- the ratio of the thickness of each of the first layers 525 x to the sum (t1 + t2) of the thicknesses of each of the first layers 525 x and each of the second layers 525 y may be maintained constant within a deviation range of about 10% in the entire region of the dielectric film 525 .
- a proportion of the material of the semiconductor layer 522 in the dielectric film 525 may be maintained constant within a deviation range of about 10% in the entire region of the dielectric film 525 .
- a configuration of the dielectric film 525 illustrated in FIG. 17 is merely an example and is not limited thereto.
- FIG. 18 is a diagram illustrating a neuromorphic apparatus and an external device connected thereto.
- a neuromorphic apparatus 1800 may include processing circuitry 1810 and/or memory 1820 .
- the neuromorphic apparatus 1800 may include a memory based on the embodiments in FIGS. 1 - 7 of the present application.
- processing circuitry 1810 may be configured to control functions for driving the neuromorphic apparatus 1800 .
- the processing circuitry 1810 may be configured to control the neuromorphic apparatus 1800 by executing programs stored in the memory 1820 of the neuromorphic apparatus 1800 .
- the processing circuitry may include hardware such as logic circuits; a hardware/software combination, such as a processor executing software; or a combination thereof.
- a processor may include, but is not limited to, a central processing unit (CPU), a graphics processing unit (GPU), an application processor (AP) included in the neuromorphic apparatus 1800 , an arithmetic logic unit (ALU), a digital signal processor, a microcomputer, a field programmable gate array (FPGA), a System-on-Chip (SoC), a programmable logic unit, a microprocessor, application-specific integrated circuit (ASIC), or the like.
- the processing circuitry 1810 may be configured to read/write various data from/in the external device 1830 and/or execute the neuromorphic apparatus 1800 by using the read/written data.
- the external device 1830 may include an external memory and/or sensor array with an image sensor (e.g., CMOS image sensor circuit).
- the neuromorphic apparatus in FIG. 18 may be applied in a machine learning system.
- the machine learning system may utilize a variety of artificial neural network organizational and processing models, such as convolutional neural networks (CNN), deconvolutional neural networks, recurrent neural networks (RNN) optionally including long short-term memory (LSTM) units and/or gated recurrent units (GRU), stacked neural networks (SNN), state-space dynamic neural networks (SSDNN), deep belief networks (DBN), generative adversarial networks (GANs), and/or restricted Boltzmann machines (RBM).
- CNN convolutional neural networks
- RNN recurrent neural networks
- LSTM long short-term memory
- GRU gated recurrent units
- SNN stacked neural networks
- SSDNN state-space dynamic neural networks
- DNN deep belief networks
- GANs generative adversarial networks
- RBM restricted Boltzmann machines
- machine learning systems may include other forms of machine learning models, such as, for example, linear and/or logistic regression, statistical clustering, Bayesian classification, decision trees, dimensionality reduction such as principal component analysis, and expert systems; and/or combinations thereof, including ensembles such as random forests.
- machine learning models may also be used to provide various services and/or applications, e.g., an image classify service, a user authentication service based on bio-information or biometric data, an advanced driver assistance system (ADAS) service, a voice assistant service, an automatic speech recognition (ASR) service, or the like, may be performed, executed or processed by electronic devices.
- ADAS advanced driver assistance system
- ASR automatic speech recognition
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Power Engineering (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Ceramic Engineering (AREA)
- Computing Systems (AREA)
- Artificial Intelligence (AREA)
- Molecular Biology (AREA)
- Evolutionary Computation (AREA)
- General Engineering & Computer Science (AREA)
- Data Mining & Analysis (AREA)
- Mathematical Physics (AREA)
- Software Systems (AREA)
- Computational Linguistics (AREA)
- Health & Medical Sciences (AREA)
- Life Sciences & Earth Sciences (AREA)
- Biophysics (AREA)
- Biomedical Technology (AREA)
- General Health & Medical Sciences (AREA)
- Manufacturing & Machinery (AREA)
- Materials Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Semiconductor Memories (AREA)
Abstract
Description
- This application is a continuation of U.S. Pat. Application No. 17/146,999, filed Jan. 12, 2021, which claims the benefit of Korean Pat. Application No. 10-2020-0004948, filed on Jan. 14, 2020, in the Korean Intellectual Property Office, the disclosure of each of which is incorporated herein in its entirety by reference.
- Inventive concepts relate to a vertical non-volatile memory device including a memory cell string.
- A nonvolatile memory device serving as a semiconductor memory device includes a plurality of memory cells that may store information even when a power supply is disconnected and may use the stored information again when power is supplied. As an example of a nonvolatile memory device, the nonvolatile memory device may be used in a mobile phone, a digital camera, a personal digital assistant (PDA), a mobile computer device, a fixed computer device, and other devices.
- Recently, research has been conducted on using a three-dimensional (or vertical) NAND (VNAND) in a chip forming a next-generation neuromorphic computing platform or a neural network. In particular, there is a need for a technology having high-density and low-power characteristics and enabling random access to memory cells.
- Provided is a vertical nonvolatile memory device including a memory cell string using a resistance change material.
- Particularly, provided is a vertical nonvolatile memory device that includes a dielectric film including a mixture of a material of a semiconductor layer and a material of a resistance change layer between the semiconductor layer and the resistance change layer in a memory cell string.
- Additional aspects will be set forth in part in the description which follows and, in part, will be apparent from the description, or may be learned by practice of the presented embodiments of the disclosure.
- According to an embodiment, a nonvolatile memory device includes a plurality of memory cell strings. Each of the plurality of memory cell strings includes a semiconductor layer extending in a first direction and having a first surface opposite a second surface; a plurality of gates and a plurality of insulators extending in a second direction perpendicular to the first direction, the plurality of gates and the plurality of insulators being alternately arranged in the first direction; a gate insulating layer extending in the first direction between the plurality of gates and the first surface of the sem iconductor layer and between the plurality of insulators and the first surface of the semiconductor layer; and a dielectric film extending in the first direction on the second surface of the semiconductor layer, the dielectric film having a plurality of movable oxygen vacancies distributed therein.
- In some embodiments, the dielectric film may include a mixture of a material of the semiconductor layer and a transition metal oxide.
- For example, in some embodiments, the material of the semiconductor layer may include at least one of Si, Ge, indium gallium zinc oxide (IGZO), and GaAs.
- In addition, in some embodiments, the transition metal oxide may include an oxide of at least one of, for example, zirconium (Zr), hafnium (Hf), aluminum (Al), nickel (Ni), copper (Cu), molybdenum (Mo), tantalum (Ta), titanium (Ti), tungsten (W), chromium (Cr), strontium (Sr), lanthanum (La), manganese (Mn), calcium (Ca), and praseodymium (Pr).
- As one example, in some embodiments, a proportion of the material of the semiconductor layer in the dielectric film may be, for example, about 20 at.% to about 80 at. %.
- As another example, in some embodiments, the proportion of the material of the semiconductor layer in the dielectric film may be, for example, about 40 at.% to about 60 at. %.
- In some embodiments, the proportion of the material of the semiconductor layer in the dielectric film may be constant within a deviation range of, for example, about 10% in an entire region of the dielectric film.
- In addition, in some embodiments, a width of the dielectric film in the second direction may be, for example, about 1.5 nm to about 10 nm.
- In some embodiments, the width of the dielectric film may be constant within a deviation range of, for example, about 10% in an entire region of the dielectric film.
- In some embodiments, the dielectric film may include a plurality of first layers and plurality of second layers. The plurality of first layers may be formed of a material of the semiconductor layer and the plurality of second layers may be formed of a transition metal oxide. The plurality of first layers and the plurality of second layers may be alternately arranged in the first direction.
- For example, in some embodiments, the plurality of first layers and the plurality of second layers may be formed by an atomic layer deposition method or a chemical vapor deposition method.
- In some embodiments, the thickness of each of the first layers and a thickness of each of the second layers may be, for example, about 0.1 nm to about 1 nm.
- As one example, in some embodiments, a ratio of the thickness of each of the first layers to a sum of the thicknesses of each of the first layers and each of the second layers may be, for example, about 20% to about 80%.
- As another example, in some embodiments, the ratio of the thickness of each of the first layers to a sum of the thicknesses of each of the first layers and each of the second layers may be, for example, about 40% to about 60%.
- In some embodiments, a ratio of the thickness of each of the first layers to a sum of the thicknesses of each the first layers and each of the second layers may be constant within a deviation range of, for example, about 10% in an entire region of the dielectric film.
- In some embodiments, each of the plurality of memory cell strings may further include a resistance change layer facing the second surface of the semiconductor layer and extending in the first direction, and the dielectric film may be between the second surface of the semiconductor layer and the resistance change layer.
- In some embodiments, the dielectric film may include a mixture of a material of the semiconductor layer and a material of the resistance change layer.
- In this case, each corresponding memory cell string of the plurality of memory cell strings may include a plurality of memory cells arranged in a vertical stacked structure of the corresponding memory cell string. Each corresponding memory cell of the plurality of memory cells in the corresponding memory cell string may be defined by a corresponding gate among the plurality of gates in the corresponding memory cell, a part of the semiconductor layer of the corresponding memory cell string adjacent to the corresponding gate in the second direction, a part of the gate insulating layer of the corresponding memory cell string adjacent to the corresponding gate in the second direction, a part of the dielectric film of the corresponding memory cell string adjacent to the corresponding gate in the second direction, and a part of the resistance change layer of the corresponding memory cell string adjacent to the corresponding gate in the second direction.
- In some embodiments, the nonvolatile memory device may further include a control logic and a bit line. The control logic may be configured to control voltages applied to at least one the plurality of memory cell strings such that, during a read mode, the control logic may be configured to apply a first voltage to an unselected memory cell and a second voltage to a selected memory cell. The first voltage may cause a current to flow only through the semiconductor layer of the unselected memory cell. The second voltage may cause current to flow through all of the semiconductor layer, the dielectric film, and the resistance change layer of the selected memory cell. The bit line may be configured to apply a read voltage to the selected memory cell. The unselected memory cell and the selected memory cell may be among the plurality of memory cells in the plurality of memory cell strings. The selected memory cell may be in a selected memory cell string among the plurality of memory cell strings.
- In some embodiments, an absolute value of the second voltage may be less than an absolute value of the first voltage.
- In some embodiments, the second voltage may have a value that causes a resistance of the semiconductor layer of the selected memory cell to be greater than or equal to a minimum resistance of a combined resistance of a resistance of the dielectric film and a resistance of the resistance change layer of the selected memory cell.
- In addition, in some embodiments, the second voltage may have a value that causes a resistance of the semiconductor layer of the selected memory cell to be less than or equal to a maximum resistance of a combined resistance of a resistance of the dielectric film and a resistance of the resistance change layer of the selected memory cell.
- In some embodiments, an absolute value of the second voltage may be greater than an absolute value of a third voltage, and the control logic may be configured to apply the third voltage to the selected memory cell for causing a current to flow through only the dielectric film and the resistance change layer of the selected memory cell in the selected memory cell string.
- In some embodiments, the control logic may be configured to control voltages applied to at least one of the plurality of memory cell strings in a program mode. The control logic may be configured to apply the first voltage to the unselected memory cell and the third voltage to the selected memory cell during the program mode. The bit line may be configured to apply a positive program voltage to the selected memory cell during the program mode.
- The dielectric film is configured such that, in response to the positive program voltage being applied to the selected memory cell through the bit line, the oxygen vacancies may move toward an interface between the semiconductor layer of the selected memory cell string and the dielectric film of the selective memory cell string in a partial region of the dielectric film corresponding to the selected memory cell, a density of the oxygen vacancies may increase at the interface between the semiconductor layer of the selected memory cell string and the dielectric film of the selected memory cell string, and a resistance of the partial region of the dielectric film of the selected memory cell string may be reduced.
- In addition, in some embodiments, the dielectric film may be configured to have at least four different resistance states.
- In some embodiments, the dielectric film may be configured to change a resistance state thereof based on a phenomenon in which electrons may be trapped and detrapped in traps formed by oxygen vacancies.
- In some embodiments, the control logic may be configured to control voltages applied to at least one of plurality of memory cell strings in an erase mode. The control logic may be configured to apply the first voltage to the unselected memory cell and the third voltage to the selected memory cell during the erase mode. The bit line may be configured to apply a negative erase voltage to the selected memory cell during the erase mode.
- In some embodiments, the dielectric film may be configured such that, in response to the negative erase voltage being applied to the selected memory cell through the bit line, the oxygen vacancies move in a direction away from an interface between the semiconductor layer of the selected memory cell string and the dielectric film of the selected memory cell string in a partial region of the dielectric film of the selected memory cell string corresponding to the selected memory cell, a density of the oxygen vacancies is reduced at the interface between the semiconductor layer of the selected memory cell string and the dielectric film of the selected memory cell string, and a resistance of the partial region of the dielectric film of the selected memory cell string increases.
- According to an embodiment, a nonvolatile memory device includes a substrate; a plurality of gates and a plurality of insulators alternately stacked on each other on the substrate; a plurality of bit lines extending in a first direction crossing the plurality of gates extending in a second direction; and a plurality of memory cell strings spaced apart from each other on the substrate and extending vertically through the plurality of gates and the plurality of insulators. Each of the plurality of memory cell strings is connected to a corresponding bit line among the plurality of bit lines. Each of the plurality of memory cell strings includes a resistance change layer, a dielectric film surrounding the resistance change layer, a semiconductor layer surrounding the dielectric film, and a gate insulating layer surrounding the semiconductor layer. Each of the plurality of memory cell strings includes a plurality of memory cells stacked on top of each other. Each memory cell among the plurality of memory cells is defined by a corresponding gate, among the plurality of gates, connected respectively to a corresponding portion of the resistance change layer, a corresponding portion of the dielectric film, a corresponding portion of the semiconductor layer, and a corresponding portion of the gate insulating layer at a same height in a same one of the plurality of memory cell strings. Each memory cell is configured to have movable oxygen vacancies inside the corresponding portion of the dielectric film in response to voltages applied to the corresponding gate and the corresponding bit line connected to the memory cell.
- In some embodiments, the nonvolatile memory device may further include a control logic coupled to the plurality of gates. The control logic may configured to read a selected memory cell by applying a first voltage to an unselected memory cell and a second voltage to the selected memory cell using two of the plurality of gates while a read voltage is applied to a selected memory cell string using the corresponding bit line connected to the selected memory cell string. The selected memory cell string may include the selected memory cell and the unselected memory cell among the plurality of memory cells in the selected memory cell string. The first voltage may cause a current to flow only through the corresponding portion of the semiconductor layer of the unselected memory cell. The second voltage may cause a current to flow through the corresponding portion of the semiconductor layer, the corresponding portion of the dielectric film, and the corresponding portion of the resistance change layer of the selected memory cell.
- In some embodiments, the nonvolatile memory device may further include a control logic coupled to the plurality of gates. The control logic may be configured to program a selected memory cell by applying a first voltage to an unselected memory cell and a turn-off voltage to the selected memory cell using two of the plurality of gates while a positive program voltage is applied to a selected memory cell string using the corresponding bit line connected to the selected memory cell string. The selected memory cell string may include the selected memory cell and the unselected memory cell among the plurality of memory cells in the selected memory cell string. The first voltage may cause a current to flow only through the corresponding portion of the semiconductor layer of the unselected memory cell. The turn-off voltage may cause a current to flow through the corresponding portion of the dielectric film and the corresponding portion of the resistance change layer of the selected memory cell.
- In some embodiments, the nonvolatile memory device may further include a control logic coupled to the plurality of gates. The control logic may be configured to erase a selected memory cell by applying a first voltage to an unselected memory cell and a turn-off voltage to the selected memory cell using two of the plurality of gates while a negative erase voltage is applied to a selected memory cell string using the corresponding bit line connected to the selected memory cell string. The selected memory cell string may include the selected memory cell and the unselected memory cell among the plurality of memory cells in the selected memory cell string. The first voltage may cause a current to flow only through the corresponding portion of the semiconductor layer of the unselected memory cell. The turn-off voltage may cause a current to flow through the corresponding portion of the dielectric film and the corresponding portion of the resistance change layer of the selected memory cell.
- In some embodiments, the resistance change layer may include an oxide of at least one of zirconium (Zr), hafnium (Hf), aluminum (Al), nickel (Ni), copper (Cu), molybdenum (Mo), tantalum (Ta), titanium (Ti), tungsten (W), chromium (Cr), strontium (Sr), lanthanum (La), manganese (Mn), calcium (Ca), and praseodymium (Pr). The semiconductor layer may include silicon, germanium, indium gallium zinc oxide (IGZO), or GaAs. The gate insulating layer may include silicon oxide. The dielectric film may include a mixture of a material of the semiconductor layer and a transition metal oxide.
- The above and other aspects, features, and effects of certain embodiments of the disclosure will be more apparent from the following description taken in conjunction with the accompanying drawings, in which:
-
FIG. 1 is a block diagram illustrating a memory system according to an embodiment; -
FIG. 2 is a block diagram illustrating an implementation example of a memory device illustrated inFIG. 1 ; -
FIG. 3 is a block diagram illustrating a memory cell array illustrated inFIG. 1 ; -
FIG. 4 is a diagram illustrating an equivalent circuit corresponding to a memory block, according to an embodiment; -
FIG. 5 is a perspective view schematically illustrating a physical structure corresponding to the memory block, according to the embodiment; -
FIG. 6A is a cross-sectional view illustrating a cross section of an XZ plane of the memory block illustrated inFIG. 5 ; -
FIG. 6B is a cross-sectional view illustrating a cross section of a YZ plane of the memory block illustrated inFIG. 5 ; -
FIG. 7 is a diagram illustrating an equivalent circuit of a memory block according toFIG. 4 in a program mode of a nonvolatile memory device, according to an embodiment; -
FIG. 8 is a diagram schematically illustrating current movement in a dielectric film and a resistance change layer in a program mode, according to an embodiment; -
FIG. 9 is a diagram illustrating a circuit in a read mode of a memory block, according to an embodiment; -
FIG. 10 is a diagram illustrating current movement in a selected memory cell in a read mode, according to an embodiment; -
FIG. 11 is a transmission electron microscope (TEM) photograph illustrating a structure designed to test an operation of a memory cell, according to an embodiment; -
FIG. 12 illustrates a result of simulating an electric field distribution under an operation condition for resistance change induction in the structure illustrated inFIG. 11 ; -
FIG. 13 is a graph illustrating a change in intensity of an electric field according to a horizontal distance in the structure illustrated inFIG. 11 ; -
FIGS. 14 and 15 are example graphs illustrating resistance change characteristics of the structure illustrated inFIG. 11 ; -
FIGS. 16A and 16B are conceptual example diagrams illustrating movement of oxygen vacancy according to a resistance change operation in a dielectric film of a memory cell; -
FIG. 17 is a cross-sectional view schematically illustrating a structure of a dielectric film in a memory cell, according to an embodiment; and -
FIG. 18 is a diagram illustrating a neuromorphic apparatus and an external device connected thereto. - Reference will now be made in detail to embodiments, examples of which are illustrated in the accompanying drawings, wherein like reference numerals refer to like elements throughout. In this regard, the present embodiments may have different forms and should not be construed as being limited to the descriptions set forth herein. Accordingly, the embodiments are merely described below, by referring to the figures, to explain aspects. As used herein, the term “and/or” includes any and all combinations of one or more of the associated listed items. Expressions such as “at least one of,” when preceding a list of elements, modify the entire list of elements and do not modify the individual elements of the list. For example, “at least one of A, B, and C,” “at least one of A, B, or C,” “one of A, B, C, or a combination thereof,” and “one of A, B, C, and a combination thereof,” respectively, may be construed as covering any one of the following combinations: A; B; C; A and B; A and C; B and C; and A, B, and C.”
- When the terms “about” or “substantially” are used in this specification in connection with a numerical value, it is intended that the associated numerical value includes a manufacturing or operational tolerance (e.g., ±10%) around the stated numerical value. Moreover, when the words “generally” and “substantially” are used in connection with geometric shapes, it is intended that precision of the geometric shape is not required but that latitude for the shape is within the scope of the disclosure. Further, regardless of whether numerical values or shapes are modified as “about” or “substantially,” it will be understood that these values and shapes should be construed as including a manufacturing or operational tolerance (e.g., ±10%) around the stated numerical values or shapes.
- Hereinafter, a vertical nonvolatile memory device including a memory cell string will be described in detail with reference to the accompanying drawings. In the drawings, like reference numerals refer to like elements, and a size of each element in the drawings may be exaggerated for clarity and convenience of description. In addition, the embodiments to be described below are merely examples, and various modifications are possible from the embodiments.
- Hereinafter, what is described as “over” or “on” may include not only directly over and in contact but also over without being in contact. A singular expression includes multiple expressions unless the context clearly indicates otherwise. In addition, when a part is described to “include” a certain configuration element, which means that the part may further include other configuration elements, except to exclude other configuration elements unless otherwise stated.
- A term “above-described” and similar terminology may be used for the singular and the plural. If a sequence of steps configuring a method is apparently described or there is no contradictive description, the sequence may be performed in a proper order and is not limited to the described order.
- In addition, terms such as “... unit/portion”, “module”, and so on described in the specification mean a unit for processing at least one function or operation, which may be implemented as hardware or software or a combination of the hardware and the software.
- Connections of lines between configuration elements or connection members illustrated in the drawings represent functional connections and/or physical or circuit connections by way of example and may be replaced or represented as additional various functional connections, physical connections, or circuit connections in the actual device.
- All examples or exemplary terms are used simply for the purpose of describing technical concepts in detail, and the scope is not limited by the examples or exemplary terms unless defined by the claims.
-
FIG. 1 is a block diagram illustrating a memory system according to an embodiment. Referring toFIG. 1 , amemory system 10 according to an embodiment may include amemory controller 100 and amemory device 200. Thememory controller 100 may perform a control operation for thememory device 200, and as an example, thememory controller 100 may provide an address ADD and a command CMD to thememory device 200, thereby, performing program (or write), read, and erase operations for thememory device 200. In addition, data for a program operation and read data may be transmitted and received between thememory controller 100 and thememory device 200. - The
memory device 200 may include amemory cell array 210 and avoltage generation device 220. Thememory cell array 210 may include a plurality of memory cells arranged in regions where a plurality of word lines and a plurality of bit lines intersect. Thememory cell array 210 may include nonvolatile memory cells that store data in a nonvolatile manner and include flash memory cells such as a NAND flashmemory cell array 210 or a NOR flashmemory cell array 210 as nonvolatile memory cells. Hereinafter, embodiments of inventive concepts will be described in detail on the assumption that thememory cell array 210 includes the flashmemory cell array 210, and thus, thememory device 200 is a nonvolatile memory device. - The
memory controller 100 may include a write/read controller 110, avoltage controller 120, and adata determination processor 130. - The write/
read controller 110 may generate the address ADD and the command CMD for performing the program, read, and erase operations for thememory cell array 210. In addition, thevoltage controller 120 may generate a voltage control signal for controlling at least one voltage level used in thenonvolatile memory device 200. For example, thevoltage controller 120 may generate a voltage control signal for controlling a voltage level of a word line for reading data from thememory cell array 210 or programming data to thememory cell array 210. - The
data determination processor 130 may perform a discrimination operation for the data read from thememory device 200. For example, the number of on cells and/or off cells among the memory cells may be determined by determining the data read from the memory cells. As an operation example, if a program is performed on a plurality of memory cells, a state of data of the memory cells may be determined by using a desired and/or alternatively predetermined read voltage, and thus, whether or not the program is normally completed for all cells may be determined. - The
memory device 200 may include thememory cell array 210 and thevoltage generation device 220. As described above, thememory cell array 210 may include non-volatile memory cells, and for example, thememory cell array 210 may include flash memory cells. In addition, the flash memory cells may be implemented in various forms, and for example, thememory cell array 210 may include three-dimensional (or vertical) NAND (VNAND) memory cells. - The
memory controller 100, read/write controller 110,voltage controller 120, anddata determination processor 130 may implemented with processing circuitry such as hardware including logic circuits; a hardware/software combination such as a processor executing software; or a combination thereof. For example, the processing circuitry more specifically may include, but is not limited to, a central processing unit (CPU) , an arithmetic logic unit (ALU), a digital signal processor, a microcomputer, a field programmable gate array (FPGA), a System-on-Chip (SoC), a programmable logic unit, a microprocessor, application-specific integrated circuit (ASIC), etc. Thememory controller 100, in conjunction with the read/write controller 110,voltage controller 120, anddata determination processor 130 may operate based on control signals for controlling operations of thememory device 200 discussed herein, thereby transforming thememory controller 100 — and read/write controller 110,voltage controller 120, anddata determination processor 130 therein — into special purpose processing circuitry. -
FIG. 2 is a block diagram illustrating an implementation example of thememory device 200 illustrated inFIG. 1 . Referring toFIG. 2 , thememory device 200 may further include arow decoder 230, an input/output circuit 240, and acontrol logic 250. - The
memory cell array 210 may be connected to one or more string select lines SSL, a plurality of word lines WL1 to WLm, and one or more common source lines CSLs and may also be connected to a plurality of bit lines BL1 to BLn. Thevoltage generation device 220 may generate one or more word line voltages V1 to Vi, and the word line voltages V1 to Vi may be provided to therow decoder 230. Signals for program, read, and erase operations may be applied to thememory cell array 210 through the bit lines BL1 to BLn. - In addition, data to be programmed may be provided to the
memory cell array 210 through the input/output circuit 240, and the read data may be provided to an external device (for example, a memory controller) through the input/output circuit 240. Thecontrol logic 250 may provide various control signals relating to a memory operation to therow decoder 230 and thevoltage generation device 220. - The word line voltages V1 to Vi may be provided to various lines SSLs, WL1 to WLm, and CSLs according to a decoding operation of the
row decoder 230. For example, the word line voltages V1 to Vi may include a string select voltage, a word line voltage, and a ground select voltage, the string select voltage may be provided to one or more string select lines SSLs, the word line voltage may be provided to one or more word lines WL1 to WLm, and the ground selection voltage may be provided to one or more common source lines CSLs. - The
control logic 250,voltage generation device 220,row decoder 230, and input/output circuit 240 may implemented with processing circuitry such as hardware including logic circuits; a hardware/software combination such as a processor executing software; or a combination thereof. For example, the processing circuitry more specifically may include, but is not limited to, a central processing unit (CPU), an arithmetic logic unit (ALU), a digital signal processor, a microcomputer, a field programmable gate array (FPGA), a System-on-Chip (SoC), a programmable logic unit, a microprocessor, application-specific integrated circuit (ASIC), etc. Thecontrol logic 250, in conjunction with thevoltage generation device 220,row decoder 230, and input/output circuit 240, may operate based on control signals for controlling operations of thememory cell array 210 discussed herein, thereby transforming thecontrol logic 250 into special purpose processing circuitry. -
FIG. 3 is a block diagram illustrating the memory cell array illustrated inFIG. 1 . Referring toFIG. 3 , thememory cell array 210 includes a plurality of memory blocks BLK1 to BLKz. Each memory block BLK has a three-dimensional structure (or vertical structure). For example, each memory block BLK may include structures extending in first to third directions. For example, each memory block BLK may include a plurality of memory cell strings extending in the second direction. In addition, the plurality of memory cell strings may be two-dimensionally arranged in the first and third directions. Each memory cell string is connected to the bit line BL, the string select line SSL, the word line WL, and the common source line CSL. Accordingly, each of the memory blocks BLK1 to BLKz may be connected to a plurality of bit lines BL, a plurality of string select lines SSLs, a plurality of word lines WL, and a plurality of common source lines CSL. The memory blocks BLK1 to BLKz will be described in more detail with reference toFIG. 4 . -
FIG. 4 is a diagram illustrating an equivalent circuit corresponding to a memory block according to an embodiment. For example, one of the memory blocks BLK1 to BLKz of thememory cell array 210 ofFIG. 3 is illustrated inFIG. 4 . Referring toFIGS. 3 and 4 , each of the memory blocks BLK1 to BLKz includes a plurality of memory cell strings CS11 to CSkn. The plurality of memory cell strings CS11 to CSkn may be arranged two-dimensionally in a row direction and a column direction to form rows and columns. Each of the memory cell strings CS11 to CSkn includes a plurality of memory cells MC and a plurality of string select transistors SST. The memory cells MC and the string select transistors SST in each of the memory cell strings CS11 to CSkn may be stacked in a height direction. - Rows of the plurality of memory cell strings CS11 to CSkn are respectively connected to different string select lines SSL1 to SSLk. For example, the string select transistors SST of the memory cell strings CS11 to CS1n are commonly connected to the string select line SSL1. The string select transistors SST of the memory cell strings CSk1 to CSkn are commonly connected to the string select line SSLk.
- In addition, columns of the plurality of memory cell strings CS11 to CSkn are respectively connected to different bit lines BL1 to BLn. For example, the memory cells MC and the string select transistors SST of the memory cell strings CS11 to CSk1 may be commonly connected to the bit line BL1, and the memory cells MC and the string select transistors SST of the memory cell strings CS1n to CSkn may be commonly connected to the bit line BLn.
- In addition, rows of the plurality of memory cell strings CS11 to CSkn may be respectively connected to different common source lines CSL1 to CSLk. For example, the string select transistors SST of the plurality of memory cell strings CS11 to CS1n may be commonly connected to the common source line CSL1, and the string select transistors SST of the plurality of memory cell strings CSk1 to CSkn may be commonly connected to the common source line CSLk.
- The memory cells MC located at the same height from a substrate (or string select transistors SST) may be commonly connected to one word line WL, and the memory cells MC located at different heights may be respectively connected to different word lines WL1 to WLm.
- The memory block illustrated in
FIG. 4 is an example. Embodiments of inventive concepts are not limited to the memory block illustrated inFIG. 4 . For example, the number of rows of the plurality of memory cell strings CS11 to CSkn may be increased or reduced. As the number of rows of the plurality of memory cell strings CS11 to CSkn changes, the number of string select lines connected to the rows of the memory cell strings CS11 to CSkn and the number of memory cell strings CS11 to CSkn connected to one bit line may also be changed. As the number of rows of the memory cell strings CS11 to CSkn is changed, the number of common source lines connected to the rows of the memory cell strings CS11 to CSkn may also be changed. In addition, the number of columns of the memory cell strings CS11 to CSkn may be increased or reduced. As the number of columns of the memory cell strings CS11 to CSkn changes, the number of bit lines connected to the columns of the memory cell strings CS11 to CSkn, and the number of memory cell strings CS11 to CSkn connected to one string select line may also be changed. - A height of each of the memory cell string CS11 to CSkn may be increased or reduced. For example, the number of memory cells MC stacked on each of the memory cell strings CS11 to CSkn may be increased or reduced. As the number of memory cells MC stacked on each of the memory cell strings CS11 to CSkn is changed, the number of word lines WL may also be changed. For example, the string select transistors provided to each of the memory cell strings CS11 to CSkn may be increased. As the number of string select transistors provided to each of the memory cell strings CS11 to CSkn is changed, the number of string select lines or common source lines may also be changed. If the number of string select transistors is increased, the string select transistors may be stacked in the same form as the memory cells MC.
- For example, writing and reading may be performed for each row of the memory cell strings CS11 to CSkn. The memory cell strings CS11 to CSkn may be selected for each row by the common source lines CSLs, and the memory cell strings CS11 to CSkn may be selected for each row by the string select lines SSLs. In addition, in selected rows of the memory cell strings CS11 to CSkn, writing and reading may be performed for each page. For example, the page may be one row of the memory cells MC connected to one word line WL. In selected rows of the memory cell strings CS11 to CSkn, the memory cells MC may be selected for each page by the word lines WL.
- Moreover, the memory cells MC in each of the memory cell strings CS11 to CSkn may correspond to a circuit in which a transistor and a resistor are connected in parallel. For example,
FIG. 5 is a perspective view schematically illustrating a physical structure corresponding to a memory block according to an embodiment,FIG. 6A is a cross-sectional view illustrating a cross section of an XZ plane of the memory block illustrated inFIG. 5 , andFIG. 6B is a cross-sectional view illustrating a cross section of a YZ plane of the memory block illustrated inFIG. 5 . - Referring to
FIG. 5 ,FIG. 6A , andFIG. 6B , the memory block includes asubstrate 501. Thesubstrate 501 may include a silicon material doped with a first-type impurity. For example, thesubstrate 501 may include a silicon material doped with a p-type impurity. Thesubstrate 501 may be, for example, a p-type well (for example, a pocket p-well). Hereinafter, it is assumed that thesubstrate 501 is p-type silicon, but thesubstrate 501 is not limited to the p-type silicon. - A doped
region 510 is formed in an upper region of thesubstrate 501. For example, the dopedregion 510 is a second type region that is electrically opposite to thesubstrate 501. For example, the dopedregion 510 is an n-type region. Hereinafter, it is assumed that the dopedregion 510 is an n-type region. However, the dopedregion 510 is not limited to the n-type region. The dopedregion 510 may become a common source line. - A plurality of
gates 531 extending in a horizontal direction and a plurality ofinsulators 532 extending in the horizontal direction may be alternately arranged on thesubstrate 501. In other words, the plurality ofgates 531 and the plurality ofinsulators 532 may be alternately stacked in a vertical direction orthogonal to the horizontal direction. For example, thegate 531 may include at least one of a metal material (for example, copper, silver, and so on) and silicon doped at a high concentration, the plurality ofinsulators 532 may include a silicon oxide, and inventive concepts are not limited thereto. Each of thegates 531 is connected to one of the word line WL and the string selection line SSL. - In addition, the memory block includes a plurality of
pillars 520 penetrating the plurality ofgates 531 and the plurality ofinsulator 532 alternately arranged in the vertical direction. Each of thepillars 520 may be configured by a plurality of layers in the horizontal direction. In one embodiment, an outermost layer of thepillar 520 may be agate insulating layer 521. For example, thegate insulating layer 521 may include a silicon oxide. Thegate insulating layer 521 may be conformally deposited on the plurality ofgates 531 and the plurality ofinsulators 532 to extend in the vertical direction. - In addition, a
semiconductor layer 522 may be conformally deposited along a surface of thegate insulating layer 521 to extend in the vertical direction. In one embodiment, thesemiconductor layer 522 may include a silicon material doped with the first-type impurity. Thesemiconductor layer 522 may include a silicon material doped with the same type impurity as thesubstrate 501, and for example, when thesubstrate 501 includes a silicon material doped with a p type impurity, thesemiconductor layer 522 may also include a silicon material doped with the p-type impurity. Alternatively, thesemiconductor layer 522 may also include materials such as Ge, indium gallium zinc oxide (IGZO), and GaAs. - A dielectric film 525 (also referred to as a dielectric layer) may be conformally deposited along a surface of the
semiconductor layer 522 to extend in the vertical direction. Thedielectric film 525 may be formed of a mixture of a material of thesemiconductor layer 522 and a material of aresistance change layer 523 which will be described below. - The
resistance change layer 523 may be disposed along a surface of thedielectric film 525. Theresistance change layer 523 may be disposed to be in direct contact with thedielectric film 525 and may be conformally deposited on thedielectric film 525. In one embodiment, theresistance change layer 523 may be formed of a material of which resistance changes depending on an applied voltage. Theresistance change layer 523 may change from a high resistance state to a low resistance state or a low resistance state to a high resistance state depending on a voltage applied to thegate 531. For example, theresistance change layer 523 may include a transition metal oxide. Specifically, theresistance change layer 523 may include an oxide of at least one element selected from a group including zirconium (Zr), hafnium (Hf), aluminum (Al), nickel (Ni), copper (Cu), molybdenum (Mo), tantalum (Ta), titanium (Ti), tungsten (W), chromium (Cr), strontium (Sr), lanthanum (La), manganese (Mn), calcium (Ca), and praseodymium (Pr). - The
dielectric film 525 may be formed of a mixture of the transition metal oxide and the material of thesemiconductor layer 522 described above. For example, when thesemiconductor layer 522 is made of silicon (Si) and theresistance change layer 523 is formed of HfO2, thedielectric film 525 may be formed of hafnium silicate (Hf silicate, HfSixOy). As another example, when thesemiconductor layer 522 is formed of germanium (Ge) and theresistance change layer 523 is formed of Al2O3, thedielectric film 525 may be formed of AlGexOy. Here, x and y may change depending on a ratio the material of thesemiconductor layer 522 to the material of theresistance change layer 523 in thedielectric film 525. In addition to this, various mixtures may be used as thedielectric film 525. - The
dielectric film 525 may change from a high resistance state to a low resistance state or a low resistance state to a high resistance state together with theresistance change layer 523 depending on the voltage applied to thegate 531. Particularly, a plurality of movable oxygen vacancies are distributed in thedielectric film 525, and thus, a resistance state of thedielectric film 525 may be easily changed by a phenomenon in which electrons are trapped or detrapped in traps formed by oxygen vacancies Accordingly, thedielectric film 525 substantially provides a change in resistance, and theresistance change layer 523 may provide a resistance change material to thedielectric film 525. - A proportion of the material of the
semiconductor layer 522 in thedielectric film 525 may be appropriately selected so that a sufficient amount of oxygen vacancies may be generated inside thedielectric film 525. For example, the proportion of the material of thesemiconductor layer 522 in thedielectric film 525 may change depending on a transition metal oxide and a semiconductor material which are used and may be about 20 at.% to about 80 at.%. Alternatively, the proportion of the material of thesemiconductor layer 522 in thedielectric film 525 may be, for example, about 40 at.% to about 60 at.%. - During a process of forming the memory block, a mixture thin film formed of a mixture of the material of the
semiconductor layer 522 and the material of theresistance change layer 523 may be naturally formed at an interface between thesemiconductor layer 522 and theresistance change layer 523. However, the naturally formed mixture thin film does not have a uniform composition. In the disclosed embodiment, thedielectric film 525 is intentionally formed between thesemiconductor layer 522 and theresistance change layer 523. The intentionally formeddielectric film 525 as such may have a relatively uniform composition over the entire region of thedielectric film 525. For example, the proportion of the material of thesemiconductor layer 522 in thedielectric film 525 may be maintained constant within a deviation range of about 10% in the entire region of thedielectric film 525. - In addition, a width of the
dielectric film 525 may be selected to obtain a distance in which the oxygen vacancy may move in the horizontal direction. For example, the width of thedielectric film 525 in the horizontal direction may be selected within a range of about 1.5 nm to about 10 nm. The mixture thin film naturally formed between the material of thesemiconductor layer 522 and the material of theresistance change layer 523 does not have a uniform width. Moreover, the intentionally formeddielectric film 525 may have a relatively uniform width over the entire region of thedielectric film 525. For example, the width of thedielectric film 525 may be maintained constant within a deviation range of about 10% in the entire region of thedielectric film 525. - An insulating
support 524 may be disposed inside theresistance change layer 523. For example, the insulatingsupport 524 may include a silicon oxide. One insulatingsupport 524, and theresistance change layer 523, thedielectric film 525, thesemiconductor layer 522, thegate insulating layer 521, the plurality ofgates 531, and the plurality ofinsulators 532 which are sequentially arranged outside the insulatingsupport 524 configure one memory cell string CS. Accordingly, the insulatingsupport 524 is disposed at the center of the memory cell string CS. Thesemiconductor layer 522, and thedielectric film 525 and theresistance change layer 523 which are sequentially disposed on an inner surface of thesemiconductor layer 522 may be in contact with the dopedregion 510, that is, the common source region to be electrically connected to the common source region. Thegates 531 and theinsulators 532 arranged on an outer surface of thegate insulating layer 521 may not be in contact with the dopedregion 510. - A
drain 540 may be disposed on thepillar 520. Thedrain 540 may include a silicon material doped with a second-type impurity. For example, thedrain 540 may include a silicon material doped with an n-type impurity. Abit line 550 may be disposed on thedrain 540. Thedrain 540 and thebit line 550 may be connected through a contact plug. Thebit line 550 may include a metal material, and for example, thebit line 550 may include polysilicon. Thebit line 550 may include a conductive material. - Moreover, when compared with
FIG. 4 , the plurality ofgates 531, the plurality ofinsulators 532, thegate insulating layer 521, thesemiconductor layer 522, thedielectric film 525 and theresistance change layer 523 are configuration elements of the memory cell string CS. Specifically, thegate 531, thegate insulating layer 521, and thesemiconductor layer 522 may be configuration elements of the transistor, and theresistance change layer 523 and thedielectric film 525 may become a resistor. In addition, any one of thegates 531, a part of thegate insulating layer 521 adjacent to the onegate 531 in the horizontal direction, a part of thesemiconductor layer 522, a part of thedielectric film 525, and a part of theresistance change layer 523 are configuration elements of one memory cell MC. The plurality of memory cells MC are arranged in a vertical stacked structure to form each memory cell string CS. - The
dielectric film 525 and theresistance change layer 523 may have a high resistance state or a low resistance state, and thus, “0” and “1” may be written to the memory cell MC. In each memory cell MC, thesemiconductor layer 522 of the transistor is connected in parallel to thedielectric film 525 and theresistance change layer 523, and the parallel structures are continuously arranged in the vertical direction to form the memory cell string CS. In addition, thecommon source line 510 and thebit line 550 may be connected to both ends of the memory cell string CS, respectively. In addition, program, read, and erase processes may be performed for the plurality of memory cells MC by applying voltages to thecommon source line 510 and thebit line 550. - According to the present embodiment, a memory block is configured by using the
resistance change layer 523 instead of using a phase change material, and thus, a heat generation problem, a stress (pressure) problem, and so on due to use of the phase change material may be reduced. In addition, by configuring the memory block and operating the memory block as described above, ion movement between adjacent memory cells, a leakage current due to the ion movement, and an operation failure may be limited and/or prevented even when the memory cells included in the memory block are repeatedly operated. In addition, the memory block according to the present embodiment may solve a scaling issue between memory cells of a next-generation vertical NAND (VNAND), and thus, density may be dramatically increased. Accordingly, a memory capacity may be greatly increased. Particularly, a resistance state may be changed more easily and accurately by disposing thedielectric film 525 through which oxygen vacancies may move between thesemiconductor layer 522 and theresistance change layer 523. - Moreover, the memory block according to the present embodiment may be implemented in the form of a chip to be used as a Neuromorphic Computing platform. In addition, the memory block according to inventive concepts may be implemented in the form of a chip to be used for configuring a Neural Network.
-
FIG. 7 is a diagram illustrating an equivalent circuit of the memory block according toFIG. 4 in a program mode of a nonvolatile memory device according to an embodiment. A plurality ofmemory cells FIG. 7 may include thegate 531, thegate insulating layer 521, thesemiconductor layer 522, thedielectric film 525, and theresistance change layer 523 illustrated inFIG. 5 . - The plurality of
memory cells memory cell 710 and anunselected memory cell 720. A program mode of a nonvolatile memory device refers to a mode for performing a program operation for a memory cell included in the memory block, and the selectedmemory cell 710 may refer to a memory cell that is a target of a program operation. - The
control logic 250 may control a turn-on voltage Von to be applied to the string select line SSL connected to the selectedmemory cell 710 among the plurality of string select lines SSLs. Thecontrol logic 250 may apply the turn-on voltage Von to the word line WL connected to theunselected memory cells 720 among the plurality of word lines WL and may apply the turn-off voltage Voff to the word line WL connected to the selectedmemory cell 710 among the plurality of word lines WL. Here, the turn-on voltage Von turns on the transistor and may also be referred to as a voltage that causes a current to flow through only a semiconductor layer of the transistor. The turn-off voltage Voff turns off the transistor and may also be referred to as a voltage that limits and/or prevents a current from flowing through the sem iconductor layer of the transistor. Values of the turn-on voltage Von and the turn-off voltage Voff may change depending on types, thicknesses, and so on of materials forming thegate 531, thegate insulating layer 521, thesemiconductor layer 522, thedielectric film 525, and theresistance change layer 523 which configure the plurality of memory cells MC. In general, an absolute value of the turn-on voltage Von may be greater than an absolute value of the turn-off voltage Voff. - In addition, a program voltage Vprogram may be applied to the bit line BL connected to the selected
memory cell 710 among the plurality of bit lines BLs. The program voltage Vprogram may be provided from the outside, for example, thememory controller 100 through the input/output circuit 240. The program voltage Vprogram is a voltage for recording data in the memory cell MC, and a value of the program voltage Vprogram may change depending on the data. - The bit line BL not connected to the selected
memory cell 710 among the plurality of bit lines BLs may be grounded or floated. As the bit line not connected to the selectedmemory cell 710 is grounded or floated, power loss due to a leakage current may be limited and/or prevented. Then, thecontrol logic 250 may perform a program operation for the selectedmemory cell 710. - In the program mode, as the turn-on voltage Von is applied to the
unselected memory cell 720, thesemiconductor layer 522 of theunselected memory cell 720 has conductor characteristics, and as the turn-off voltage Voff is applied to the selectedmemory cell 710, thesemiconductor layer 522 of the selectedmemory cell 710 has insulation characteristics. Accordingly, a voltage difference according to the program voltage Vprogram is generated in the selectedmemory cell 710. Thedielectric film 525 and theresistance change layer 523 of the selectedmemory cell 710 may be in a low resistance state as oxygen vacancies move toward thesemiconductor layer 522 due to the voltage difference in the selectedmemory cell 710. That thedielectric film 525 and theresistance change layer 523 of the selectedmemory cell 710 are in a low resistance state may mean that a value of resistance included in the selectedmemory cell 710 is reduced. The selectedmemory cell 710 may have ohmic conduction characteristics in the low resistance state of thedielectric film 525 and theresistance change layer 523. -
FIG. 8 is a diagram schematically illustrating a current movement in thedielectric film 525 and theresistance change layer 523 in the program mode according to an embodiment. Referring toFIG. 8 , the memory block may include thegate 531, theinsulator 532, thegate insulating layer 521, thesemiconductor layer 522, thedielectric film 525, theresistance change layer 523, and the insulatingsupport 524. Thegate insulating layer 521, thesemiconductor layer 522, thedielectric film 525, theresistance change layer 523, and the insulatingsupport 524 may extend in a vertical direction. Thegate 531 and theinsulator 532 may extend in a horizontal direction and may be alternately stacked in the vertical direction. Thegate 531, thegate insulating layer 521, and thesemiconductor layer 522 may be one configuration element of the transistor, and thedielectric film 525 and theresistance change layer 523 may correspond to a resistor. - In the program mode, the
control logic 250 performs control such that the turn-on voltage Von is applied to agate 531 b of theunselected memory cell 720 and the turn-off voltage Voff is applied to agate 531 a of the selectedmemory cell 710. Then, asemiconductor layer 522 b corresponding to thegate 531 b of theunselected memory cell 720 may have conductor characteristics, and asemiconductor layer 522 a corresponding to thegate 531 a of the selectedmemory cell 710 may have insulation characteristics. As a positive (+) program voltage Vprogram is applied to a bit line electrically connected to the selectedmemory cell 710, a voltage difference is generated between upper portions and lower portions of thedielectric film 525 a and theresistance change layer 523 a corresponding to the selectedmemory cell 710 and a program current Iprogram may flow through thesemiconductor layer 522 b corresponding to thegate 531 b of theunselected memory cell 720. - The voltage difference causes oxygen vacancies inside the
dielectric film 525 a corresponding to the selectedmemory cell 710 to be directed in a direction of thesemiconductor layer 522 a. As illustrated inFIG. 8 , when a density of the oxygen vacancies is high in a region of thedielectric film 525 a close to thesemiconductor layer 522 a, a conductive filament is formed. Accordingly, thedielectric film 525 a and theresistance change layer 523 a corresponding to the selectedmemory cell 710 enter a low resistance state due to a change in a current conduction shape. Particularly, most of the resistance change occurs inside thedielectric film 525 a. At this time, the selectedmemory cell 710 may have ohmic conduction characteristics. In other words, the selectedmemory cell 710 may have bulk conduction characteristics such as hopping, SCLC, and poole-frenkel. As a result, resistance states of thedielectric film 525 a and theresistance change layer 523 a of the selectedmemory cell 710 change in response to the program voltage Vprogram, and thus, the selectedmemory cell 710 performs a program operation. - Moreover, the voltage difference is not generated between the upper portions and the lower portions of the
dielectric film 525 b and theresistance change layer 523 b of theunselected memory cell 720. Accordingly, the oxygen vacancies do not move inside thedielectric film 525 b and theresistance change layer 523 b corresponding to theunselected memory cell 720. - Moreover, in an erase mode, a negative (-) erase voltage Verase is applied to a bit line electrically connected to the selected
memory cell 710. Then, oxygen vacancies are scattered in thedielectric film 525 a and theresistance change layer 523 a corresponding to the selectedmemory cell 710, and thus, thedielectric film 525 a and theresistance change layer 523 a corresponding to the selectedmemory cell 710 may enter a high resistance state. -
FIG. 9 is a diagram illustrating a circuit in a read mode of a memory block according to an embodiment. Each of a plurality ofmemory cells FIG. 9 may include thegate 531, thegate insulating layer 521, thesem iconductor layer 522, thedielectric film 525, and theresistance change layer 523 illustrated inFIG. 5 . Thememory cells memory cell 810 and anunselected memory cell 820. A read mode of a nonvolatile memory device may refer to a mode in which a read operation is performed for a memory cell included in a memory block, and the selectedmemory cell 810 may refer to a memory cell that is a target of the read operation. - In the read mode, the
control logic 250 may apply the turn-on voltage Von to the string select line SSL connected to the selectedmemory cell 810 among the plurality of string selection lines SSLs and may apply the turn-on voltage Von to the word line WL connected to theunselected memory cell 820 among the plurality of word lines WL. Here, the turn-on voltage Von turns on the transistor and may also be referred to as a voltage that causes a current to flow through only thesemiconductor layer 522 of the transistor. The turn-off voltage Voff turns off the transistor and may also be referred to as a voltage that limits and/or prevents a current from flowing through thesemiconductor layer 522 of the transistor. The turn-on voltage Von and the turn-off voltage Voff may change depending on types, thicknesses, and so on of the materials forming thegate 531, thegate insulating layer 521, thesemiconductor layer 522, thedielectric film 525, and theresistance change layer 523 that configure the plurality of memory cells MC. In general, an absolute value of the turn-on voltage Von may be greater than an absolute value of the turn-off voltage Voff. - In addition, the
control logic 250 may apply a current-on voltage Vion to the word line WL connected to the selectedmemory cell 810. The current-on voltage Vion refers to a voltage having a value that causes a current to flow through all of thesemiconductor layer 522, thedielectric film 525, and theresistance change layer 523 of the transistor included in the selectedmemory cell 810. An absolute value of the current-on voltage Vion may be greater than the absolute value of the turn-off voltage Voff and may be less than the absolute value of the turn-on voltage Von. A value of the current-on voltage Vion may change depending on types, thicknesses, and so on of materials forming thegate 531, thegate insulating layer 521, thesemiconductor layer 522, thedielectric film 525, and theresistance change layer 523 that configure the plurality of memory cells. Particularly, the current-on voltage Vion may have a value that causes a resistance distribution of the selectedmemory cell 810 to have a linear scale. - In addition, a read voltage Vread may be applied to the bit line BL connected to the selected
memory cell 810 among the plurality of bit lines BLs. The read voltage Vread may be provided from the outside, for example, thememory controller 100 through the input/output circuit 240. The read voltage Vread may be a voltage for reading data recorded in the selectedmemory cell 810. The bit line BL not connected to the selectedmemory cell 810 among the plurality of bit lines BLs may be grounded or floated. Then, a read operation for the selectedmemory cell 810 may be performed. -
FIG. 10 is a diagram illustrating a current movement in a selected memory cell in a read mode according to an embodiment. Referring toFIG. 10 , in the read mode, the read voltage Vread is applied to the bit line BL connected to the selectedmemory cell 810 and the turn-on voltage Von is applied to theunselected memory cell 820 and thus, thesemiconductor layer 522 d of theunselected memory cell 820 has conductor characteristics. Therefore, a read current Iread flows through asemiconductor layer 522 d of theunselected memory cell 820. However, the current-on voltage Vion is applied to the selectedmemory cell 810, and thus, the read current flows through asemiconductor layer 522 c, adielectric film 525 c, and aresistance change layer 523 c of the selectedmemory cell 810. - The current-on voltage Vion may have a value that causes the resistance Rsi of the
semiconductor layer 522 c to be similar to a combined resistance of the resistance R1 of thedielectric film 525 c and the resistance R2 of theresistance change layer 523 c. A composite resistance is formed by connecting a resistance R1 of thedielectric film 525 c and a resistance R2 of theresistance change layer 523 c in parallel. For example, a value of the current-on voltage Vion may be selected such that a resistance Rsi of thesemiconductor layer 522 c corresponding to the selectedmemory cell 810 is greater than or equal to a minimum resistance of the combined resistance of the resistance R1 of thedielectric film 525 c and the resistance R2 of theresistance change layer 523 c, or the resistance Rsi of thesemiconductor layer 522 c of the selectedmemory cell 810 is less than or equal to a maximum resistance of the combined resistance of the resistance R1 of thedielectric film 525 c and the resistance R2 of theresistance change layer 523 c of the selectedmemory cell 810. - As a result, a total resistance of the selected
memory cell 810 may be determined by a parallel resistance of the resistance Rsi of thesemiconductor layer 522 c, the resistance R1 of thedielectric film 525 c, and the resistance R2 of theresistance change layer 523 c. The read current does not flow through adielectric film 525 d and aresistance change layer 523 d of theunselected memory cell 820 and flows through only thesemiconductor layer 522 d. Accordingly, the read current may be determined by the total resistance of the selectedmemory cell 810. Then, the total resistance of the selectedmemory cell 810 may be determined by measuring a strength of the read current. -
FIG. 11 is a transmission electron microscope (TEM) photograph illustrating a structure designed to test an operation of a memory cell according to an embodiment. Referring toFIG. 11 , a SiO2 layer is stacked on the doped n+Si layer, and the doped n+Si layer is stacked on the SiO2 layer. Then, thedielectric film 525, theresistance change layer 523, and the insulatingsupport 524 are formed on a side surface of a n+Si/SiO2/n+Si stacked structure. The doped n+Si layer is used as a semiconductor layer of the turned-on unselected memory cell, and the SiO2 layer is used as a semiconductor layer of the turned-off selected memory cell. HfSiO is used as thedielectric film 525, and HfO2 is used as theresistance change layer 523. -
FIG. 12 illustrates a result of simulating an electric field distribution under an operation condition for inducing a resistance change in the structure illustrated inFIG. 11 , andFIG. 13 is a graph illustrating a change in strength of an electric field according to a horizontal distance in the structure illustrated inFIG. 11 . As a result of simulating the electric field distribution by applying a voltage of -5 V to the doped n+Si layer, it may be seen that the electric field is concentrated on an interface between the SiO2 layer and thedielectric film 525. Accordingly, it may be expected that a resistance change phenomenon is induced in thedielectric film 525 where the electric field is concentrated. -
FIGS. 14 and 15 are example graphs illustrating resistance change characteristics of the structure illustrated inFIG. 11 . First, referring toFIG. 14 , it may be seen that a resistance change phenomenon (a set operation or a program operation) from a high resistance state to a low resistance state is induced at approximately +7 V, and a resistance change phenomenon (a reset operation or an erase operation) from a low resistance state to a high resistance state is induced at approximately -4 V. In addition, it may be seen that the resistance change phenomenon is induced in a region of approximately 100 nA or less, and thus, an operation may be performed with very low power consumption. - Referring to
FIG. 15 , thedielectric film 525 may have four different resistance states in the structure illustrated inFIG. 11 . Accordingly, when thedielectric film 525 is used, one memory cell may process 2 bits of information. In the graphs illustrated inFIG. 14 andFIG. 15 , thedielectric film 525 is formed of the same material, and resistance change characteristic of thedielectric film 525 may be changed only by controlling a current flowing through thedielectric film 525. - For example, in the program mode described above with reference to
FIG. 7 andFIG. 8 , a resistance of a channel of theunselected memory cell 720, that is, a resistance of thesemiconductor layer 522 b of theunselected memory cell 720 changes depending on a strength of the turn-on voltage applied to thegate 531 b of theunselected memory cell 720. Accordingly, when the program voltage applied to the bit line BL connected to the selectedmemory cell 710 is fixed, a current flowing through thedielectric film 525 a and theresistance change layer 523 a of the selectedmemory cell 710 may change depending on the intensity of the turn-on voltage applied to thegate 531 b of theunselected memory cell 720. In this way, resistance change characteristics and a resistance state of thedielectric film 525 may be selected by selecting a condition of the current flowing through thedielectric film 525 and theresistance change layer 523 under the control of the turn-on voltage applied to thegate 531 b of theunselected memory cell 720. -
FIGS. 16A and 16B are conceptual example diagrams illustrating movement of oxygen vacancy according to a resistance change operation inside thedielectric film 525 of the memory cell. As illustrated inFIG. 16A , when a plurality of oxygen vacancies OV in thedielectric film 525 are evenly scattered inside thedielectric film 525, thedielectric film 525 is in a high resistance state. Moreover, as illustrated inFIG. 16B , when the plurality of oxygen vacancies OV in thedielectric film 525 are moved toward an interface with thesemiconductor layer 522 and are intensively distributed at the interface with thesemiconductor layer 522, thedielectric film 525 is in a low resistance state. - The change in resistance of the
dielectric film 525 may be described as a phenomenon in which electrons are trapped and detrapped in traps formed by the oxygen vacancies (OV). For example, when the oxygen vacancies OV are evenly scattered inside thedielectric film 525, electrons are filled in traps spaced apart from each other at regular distances, and thus, it is difficult for a current to flow through thedielectric film 525. Accordingly, thedielectric film 525 is in a high resistance state. Moreover, when the oxygen vacancies OV in thedielectric film 525 are intensively distributed at the interface with thesemiconductor layer 522, electrons are filled at the interface between thedielectric film 525 having a high density of oxygen vacancies OV and thesemiconductor layer 522, and thus, a conductive filament is formed. Accordingly, thedielectric film 525 is in a low resistance state. - Accordingly, if the oxygen vacancies OV distributed in the
dielectric film 525 are moved to the interface between thedielectric film 525 and thesemiconductor layer 522 according to a program operation, thedielectric film 525 may enter a low resistance state. In contrast to this, if the oxygen vacancies (OV) collected at the interface between thedielectric film 525 and thesemiconductor layer 522 are evenly scattered inside thedielectric film 525 to move away from the interface between thedielectric film 525 and thesemiconductor layer 522 according to an erase operation, thedielectric film 525 may return to a high resistance state. - To this end, a positive program voltage may be applied to a selected memory cell in a memory cell string through a bit line. At this time, in a partial region of the
dielectric film 525 corresponding to the selected memory cell, the oxygen vacancies OV move toward the interface between thesemiconductor layer 522 and thedielectric film 525. Then, if a density of the oxygen vacancies OV increases at the interface between thesemiconductor layer 522 and thedielectric film 525, a resistance of the partial region of thedielectric film 525 corresponding to the selected memory cell is reduced. In addition, a negative (-) erase voltage may be applied to a selected memory cell in a memory cell string through a bit line. At this time, the oxygen vacancies OV move in a direction away from the interface between thesemiconductor layer 522 and thedielectric film 525 in the partial region of thedielectric film 525 corresponding to the selected memory cell, and thus, a density of the oxygen vacancies OV at the interface between thesemiconductor layer 522 and thedielectric film 525 is reduced. Then, the resistance of the partial region of thedielectric film 525 corresponding to the selected memory cell increases. -
FIG. 17 is a cross-sectional view schematically illustrating a structure of thedielectric film 525 in a memory cell according to an embodiment. Referring toFIG. 17 , thedielectric film 525 may include a plurality offirst layers 525 x formed of a material of thesemiconductor layer 522 and a plurality ofsecond layers 525 y formed of a transition metal oxide. In other words, thesecond layer 525 y may be formed of a material of theresistance change layer 523. The plurality offirst layers 525 x and the plurality ofsecond layers 525 y may be alternately stacked in the vertical direction. Then, thedielectric film 525 may function on average as a mixture layer in which a material of thesemiconductor layer 522 and a material of theresistance change layer 523 are mixed. - The plurality of
first layers 525 x and the plurality ofsecond layers 525 y may be formed by, for example, an atomic layer deposition method or a chemical vapor deposition method. Particularly, when the atomic layer deposition method is used, thefirst layer 525 x and thesecond layer 525 y may be repeatedly formed very thinly for each atomic layer, and thus, the material of thesemiconductor layer 522 and the material of theresistance change layer 523 may be mixed very uniformly in thedielectric film 525. For example, a thickness t1 of each of thefirst layers 525 x and a thickness t2 of each of thesecond layers 525 y may be selected in a range from approximately 0.1 nm to approximately 1 nm. - A ratio of the material of the
semiconductor layer 522 to the material of theresistance change layer 523 in thedielectric film 525 may be determined by a ratio of the thickness t1 of each of thefirst layers 525 x to the thickness t2 of each of thesecond layers 525 y. For example, a ratio of the thickness of each of thefirst layers 525 x to the sum (t1 + t2) of the thicknesses of each of thefirst layers 525 x and each of thesecond layers 525 y may be about 20% to about 80%. Alternatively, ratio of the thickness t1 of each of thefirst layers 525 x to the sum (t1 + t2) of the thicknesses of each of thefirst layers 525 x and each of thesecond layers 525 y may be about 40% to about 60%. The ratio of the thickness of each of thefirst layers 525 x to the sum (t1 + t2) of the thicknesses of each of thefirst layers 525 x and each of thesecond layers 525 y may be maintained constant within a deviation range of about 10% in the entire region of thedielectric film 525. Then, a proportion of the material of thesemiconductor layer 522 in thedielectric film 525 may be maintained constant within a deviation range of about 10% in the entire region of thedielectric film 525. - A configuration of the
dielectric film 525 illustrated inFIG. 17 is merely an example and is not limited thereto. For example, it is also possible to form thedielectric film 525 by depositing a mixture of the material of thesemiconductor layer 522 and the material of theresistance change layer 523 by using a chemical vapor deposition method. -
FIG. 18 is a diagram illustrating a neuromorphic apparatus and an external device connected thereto. - Referring to
FIG. 18 aneuromorphic apparatus 1800 may includeprocessing circuitry 1810 and/ormemory 1820. Theneuromorphic apparatus 1800 may include a memory based on the embodiments inFIGS. 1-7 of the present application. - In some example embodiments,
processing circuitry 1810 may be configured to control functions for driving theneuromorphic apparatus 1800. For example, theprocessing circuitry 1810 may be configured to control theneuromorphic apparatus 1800 by executing programs stored in thememory 1820 of theneuromorphic apparatus 1800. In some example embodiments, the processing circuitry may include hardware such as logic circuits; a hardware/software combination, such as a processor executing software; or a combination thereof. For example, a processor may include, but is not limited to, a central processing unit (CPU), a graphics processing unit (GPU), an application processor (AP) included in theneuromorphic apparatus 1800, an arithmetic logic unit (ALU), a digital signal processor, a microcomputer, a field programmable gate array (FPGA), a System-on-Chip (SoC), a programmable logic unit, a microprocessor, application-specific integrated circuit (ASIC), or the like. In some example embodiments, theprocessing circuitry 1810 may be configured to read/write various data from/in theexternal device 1830 and/or execute theneuromorphic apparatus 1800 by using the read/written data. In some embodiments, theexternal device 1830 may include an external memory and/or sensor array with an image sensor (e.g., CMOS image sensor circuit). - In some embodiments, the neuromorphic apparatus in
FIG. 18 may be applied in a machine learning system. The machine learning system may utilize a variety of artificial neural network organizational and processing models, such as convolutional neural networks (CNN), deconvolutional neural networks, recurrent neural networks (RNN) optionally including long short-term memory (LSTM) units and/or gated recurrent units (GRU), stacked neural networks (SNN), state-space dynamic neural networks (SSDNN), deep belief networks (DBN), generative adversarial networks (GANs), and/or restricted Boltzmann machines (RBM). - Alternatively or additionally, such machine learning systems may include other forms of machine learning models, such as, for example, linear and/or logistic regression, statistical clustering, Bayesian classification, decision trees, dimensionality reduction such as principal component analysis, and expert systems; and/or combinations thereof, including ensembles such as random forests. Such machine learning models may also be used to provide various services and/or applications, e.g., an image classify service, a user authentication service based on bio-information or biometric data, an advanced driver assistance system (ADAS) service, a voice assistant service, an automatic speech recognition (ASR) service, or the like, may be performed, executed or processed by electronic devices.
- It should be understood that embodiments described herein should be considered in a descriptive sense only and not for purposes of limitation. Descriptions of features or aspects within each embodiment should typically be considered as available for other similar features or aspects in other embodiments. While one or more embodiments have been described with reference to the figures, it will be understood by those of ordinary skill in the art that various changes in form and details may be made therein without departing from the spirit and scope of inventive concepts as defined by the following claims.
Claims (20)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US18/156,543 US11894053B2 (en) | 2020-01-14 | 2023-01-19 | Vertical nonvolatile memory device including memory cell string |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR10-2020-0004948 | 2020-01-14 | ||
KR1020200004948A KR20210091583A (en) | 2020-01-14 | 2020-01-14 | Vertical nonvolatile Memory Device including memory cell string |
US17/146,999 US11605428B2 (en) | 2020-01-14 | 2021-01-12 | Vertical nonvolatile memory device including memory cell string |
US18/156,543 US11894053B2 (en) | 2020-01-14 | 2023-01-19 | Vertical nonvolatile memory device including memory cell string |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US17/146,999 Continuation US11605428B2 (en) | 2020-01-14 | 2021-01-12 | Vertical nonvolatile memory device including memory cell string |
Publications (2)
Publication Number | Publication Date |
---|---|
US20230154534A1 true US20230154534A1 (en) | 2023-05-18 |
US11894053B2 US11894053B2 (en) | 2024-02-06 |
Family
ID=74175648
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US17/146,999 Active 2041-05-23 US11605428B2 (en) | 2020-01-14 | 2021-01-12 | Vertical nonvolatile memory device including memory cell string |
US18/156,543 Active US11894053B2 (en) | 2020-01-14 | 2023-01-19 | Vertical nonvolatile memory device including memory cell string |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US17/146,999 Active 2041-05-23 US11605428B2 (en) | 2020-01-14 | 2021-01-12 | Vertical nonvolatile memory device including memory cell string |
Country Status (4)
Country | Link |
---|---|
US (2) | US11605428B2 (en) |
EP (1) | EP3852144A1 (en) |
KR (1) | KR20210091583A (en) |
CN (1) | CN113130508A (en) |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP6908738B1 (en) * | 2020-01-06 | 2021-07-28 | ウィンボンド エレクトロニクス コーポレーション | Resistive random access memory |
KR20210091583A (en) * | 2020-01-14 | 2021-07-22 | 삼성전자주식회사 | Vertical nonvolatile Memory Device including memory cell string |
KR20220011005A (en) | 2020-07-20 | 2022-01-27 | 삼성전자주식회사 | Vertical nonvolatile Memory Device including memory cell string |
KR20220031835A (en) | 2020-09-04 | 2022-03-14 | 삼성전자주식회사 | Memory device and method of manufacturing the same |
KR20220144731A (en) * | 2021-04-20 | 2022-10-27 | 에스케이하이닉스 주식회사 | semiconductor device having resistance change layer including carbon nano structure |
JP2023044545A (en) * | 2021-09-17 | 2023-03-30 | キオクシア株式会社 | Information processor and memory system |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100976424B1 (en) | 2008-03-14 | 2010-08-17 | 재단법인서울대학교산학협력재단 | Switching diode for resistance switching element and resistance switching element and resistance random access memory using the same |
JP5462490B2 (en) | 2009-01-19 | 2014-04-02 | 株式会社日立製作所 | Semiconductor memory device |
JP4956598B2 (en) | 2009-02-27 | 2012-06-20 | シャープ株式会社 | Nonvolatile semiconductor memory device and manufacturing method thereof |
KR101497547B1 (en) | 2009-03-19 | 2015-03-02 | 삼성전자주식회사 | Non-volatile memory device |
KR20110093309A (en) * | 2010-02-12 | 2011-08-18 | 주식회사 하이닉스반도체 | 3d non-volatile memory device and method for manufacturing the same |
KR101780274B1 (en) * | 2011-05-04 | 2017-09-21 | 에스케이하이닉스 주식회사 | Nonvolatile memory device |
KR101144440B1 (en) | 2012-02-22 | 2012-05-10 | 권의필 | Non-volatile memory and the manufacturing method thereof |
US9093369B2 (en) | 2012-06-07 | 2015-07-28 | Samsung Electronics Co., Ltd. | Three-dimensional resistive random access memory devices, methods of operating the same, and methods of fabricating the same |
KR20140068627A (en) | 2012-11-28 | 2014-06-09 | 삼성전자주식회사 | Resistive random access memory devices having variable resistance layers and methods for fabricating the same |
US9620712B2 (en) * | 2014-10-31 | 2017-04-11 | Sandisk Technologies Llc | Concave word line and convex interlayer dielectric for protecting a read/write layer |
US9450023B1 (en) * | 2015-04-08 | 2016-09-20 | Sandisk Technologies Llc | Vertical bit line non-volatile memory with recessed word lines |
KR20210014497A (en) | 2019-07-30 | 2021-02-09 | 삼성전자주식회사 | Nonvolatile memory device and operating method of the same |
KR20210091583A (en) * | 2020-01-14 | 2021-07-22 | 삼성전자주식회사 | Vertical nonvolatile Memory Device including memory cell string |
-
2020
- 2020-01-14 KR KR1020200004948A patent/KR20210091583A/en active Search and Examination
- 2020-08-12 CN CN202010805334.1A patent/CN113130508A/en active Pending
-
2021
- 2021-01-12 US US17/146,999 patent/US11605428B2/en active Active
- 2021-01-12 EP EP21151132.4A patent/EP3852144A1/en active Pending
-
2023
- 2023-01-19 US US18/156,543 patent/US11894053B2/en active Active
Also Published As
Publication number | Publication date |
---|---|
US20210217473A1 (en) | 2021-07-15 |
US11894053B2 (en) | 2024-02-06 |
KR20210091583A (en) | 2021-07-22 |
US11605428B2 (en) | 2023-03-14 |
CN113130508A (en) | 2021-07-16 |
EP3852144A1 (en) | 2021-07-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11894053B2 (en) | Vertical nonvolatile memory device including memory cell string | |
US11575084B2 (en) | Variable resistance memory device | |
US11631718B2 (en) | Vertical nonvolatile memory device including memory cell string | |
US11723289B2 (en) | Variable resistance memory device | |
CN112309472A (en) | Nonvolatile memory device and method of operating the same | |
US20220319602A1 (en) | Vertical nonvolatile memory device including memory cell string | |
US11574677B2 (en) | Nonvolatile memory device with vertical string including semiconductor and resistance change layers, and method of operating the same | |
US20230121581A1 (en) | Variable resistance memory device | |
US20220246679A1 (en) | Variable resistance memory device | |
EP3965160A1 (en) | Memory device and method of manufacturing the same | |
US11856873B2 (en) | Variable resistance memory device | |
US11545224B2 (en) | Nonvolatile memory device and operating method of the same | |
US20240065001A1 (en) | Variable resistance memory device and electronic device including the same | |
US11682717B2 (en) | Memory device including vertical stack structure and method of manufacturing the same | |
US20240096415A1 (en) | Vertical nonvolatile memory device including memory cell strings | |
KR20230043611A (en) | Memory devices including vertical stack structure, methods of manufacturing the same and electronic apparatuses including memory device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NOTICE OF ALLOWANCE MAILED -- APPLICATION RECEIVED IN OFFICE OF PUBLICATIONS |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: AWAITING TC RESP, ISSUE FEE PAYMENT VERIFIED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: PUBLICATIONS -- ISSUE FEE PAYMENT VERIFIED |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |