US20230122931A1 - Array substrate and manufacturing method thereof - Google Patents
Array substrate and manufacturing method thereof Download PDFInfo
- Publication number
- US20230122931A1 US20230122931A1 US17/045,186 US202017045186A US2023122931A1 US 20230122931 A1 US20230122931 A1 US 20230122931A1 US 202017045186 A US202017045186 A US 202017045186A US 2023122931 A1 US2023122931 A1 US 2023122931A1
- Authority
- US
- United States
- Prior art keywords
- layer
- array substrate
- manufacturing
- liner
- etching treatment
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000000758 substrate Substances 0.000 title claims abstract description 90
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 54
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 claims abstract description 70
- 229910052802 copper Inorganic materials 0.000 claims abstract description 70
- 239000010949 copper Substances 0.000 claims abstract description 70
- 229910052751 metal Inorganic materials 0.000 claims abstract description 53
- 239000002184 metal Substances 0.000 claims abstract description 53
- 238000001039 wet etching Methods 0.000 claims abstract description 53
- 238000005530 etching Methods 0.000 claims abstract description 36
- 238000011282 treatment Methods 0.000 claims description 64
- 229920002120 photoresistant polymer Polymers 0.000 claims description 44
- 229910021417 amorphous silicon Inorganic materials 0.000 claims description 27
- 239000000463 material Substances 0.000 claims description 26
- 238000001312 dry etching Methods 0.000 claims description 22
- ZOKXTWBITQBERF-UHFFFAOYSA-N Molybdenum Chemical compound [Mo] ZOKXTWBITQBERF-UHFFFAOYSA-N 0.000 claims description 13
- 229910052750 molybdenum Inorganic materials 0.000 claims description 13
- 239000011733 molybdenum Substances 0.000 claims description 13
- ZAMOUSCENKQFHK-UHFFFAOYSA-N Chlorine atom Chemical compound [Cl] ZAMOUSCENKQFHK-UHFFFAOYSA-N 0.000 claims description 10
- 229910018503 SF6 Inorganic materials 0.000 claims description 10
- 229910001069 Ti alloy Inorganic materials 0.000 claims description 10
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 claims description 10
- 239000000460 chlorine Substances 0.000 claims description 10
- 229910052801 chlorine Inorganic materials 0.000 claims description 10
- ZPZCREMGFMRIRR-UHFFFAOYSA-N molybdenum titanium Chemical compound [Ti].[Mo] ZPZCREMGFMRIRR-UHFFFAOYSA-N 0.000 claims description 10
- SFZCNBIFKDRMGX-UHFFFAOYSA-N sulfur hexafluoride Chemical compound FS(F)(F)(F)(F)F SFZCNBIFKDRMGX-UHFFFAOYSA-N 0.000 claims description 10
- 229960000909 sulfur hexafluoride Drugs 0.000 claims description 10
- 239000010936 titanium Substances 0.000 claims description 10
- 229910052719 titanium Inorganic materials 0.000 claims description 10
- 238000004380 ashing Methods 0.000 claims description 9
- 239000007789 gas Substances 0.000 claims description 8
- 239000008246 gaseous mixture Substances 0.000 claims description 7
- MHAJPDPJQMAIIY-UHFFFAOYSA-N Hydrogen peroxide Chemical group OO MHAJPDPJQMAIIY-UHFFFAOYSA-N 0.000 claims description 6
- 150000002739 metals Chemical class 0.000 claims description 6
- 238000010030 laminating Methods 0.000 claims description 5
- 238000002156 mixing Methods 0.000 claims description 5
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 4
- VYZAMTAEIAYCRO-UHFFFAOYSA-N Chromium Chemical compound [Cr] VYZAMTAEIAYCRO-UHFFFAOYSA-N 0.000 claims description 3
- NPXOKRUENSOPAO-UHFFFAOYSA-N Raney nickel Chemical class [Al].[Ni] NPXOKRUENSOPAO-UHFFFAOYSA-N 0.000 claims description 3
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 3
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 3
- 229910001080 W alloy Inorganic materials 0.000 claims description 3
- 229910052782 aluminium Inorganic materials 0.000 claims description 3
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 claims description 3
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical group [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 claims description 3
- 229910052804 chromium Inorganic materials 0.000 claims description 3
- 239000011651 chromium Substances 0.000 claims description 3
- MGRWKWACZDFZJT-UHFFFAOYSA-N molybdenum tungsten Chemical compound [Mo].[W] MGRWKWACZDFZJT-UHFFFAOYSA-N 0.000 claims description 3
- 239000001301 oxygen Substances 0.000 claims description 3
- 229910052760 oxygen Inorganic materials 0.000 claims description 3
- 229910052710 silicon Inorganic materials 0.000 claims description 3
- 239000010703 silicon Substances 0.000 claims description 3
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims description 3
- 229910052814 silicon oxide Inorganic materials 0.000 claims description 3
- 238000000034 method Methods 0.000 description 15
- 230000009286 beneficial effect Effects 0.000 description 3
- 230000000694 effects Effects 0.000 description 3
- 238000005516 engineering process Methods 0.000 description 2
- 239000010408 film Substances 0.000 description 2
- 230000000717 retained effect Effects 0.000 description 2
- 239000010409 thin film Substances 0.000 description 2
- 239000002253 acid Substances 0.000 description 1
- 239000011248 coating agent Substances 0.000 description 1
- 238000000576 coating method Methods 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 238000005265 energy consumption Methods 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 230000003993 interaction Effects 0.000 description 1
- 239000004973 liquid crystal related substance Substances 0.000 description 1
- 239000011159 matrix material Substances 0.000 description 1
- 239000002245 particle Substances 0.000 description 1
- 238000002360 preparation method Methods 0.000 description 1
- 239000010453 quartz Substances 0.000 description 1
- 230000005855 radiation Effects 0.000 description 1
- 239000002994 raw material Substances 0.000 description 1
- 239000011347 resin Substances 0.000 description 1
- 229920005989 resin Polymers 0.000 description 1
- 238000004544 sputter deposition Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1259—Multistep manufacturing methods
- H01L27/1288—Multistep manufacturing methods employing particular masking sequences or specially adapted masks, e.g. half-tone mask
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66742—Thin film unipolar transistors
- H01L29/6675—Amorphous silicon or polysilicon transistors
- H01L29/66765—Lateral single gate single channel transistors with inverted structure, i.e. the channel layer is formed after the gate
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
- G02F1/1362—Active matrix addressed cells
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/30604—Chemical etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/308—Chemical or electrical treatment, e.g. electrolytic etching using masks
- H01L21/3081—Chemical or electrical treatment, e.g. electrolytic etching using masks characterised by their composition, e.g. multilayer masks, materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1222—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or crystalline structure of the active layer
- H01L27/1225—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or crystalline structure of the active layer with semiconductor materials not belonging to the group IV of the periodic table, e.g. InGaZnO
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1259—Multistep manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78606—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device
- H01L29/78618—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device characterised by the drain or the source properties, e.g. the doping structure, the composition, the sectional shape or the contact structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/7869—Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising an oxide semiconductor material, e.g. zinc oxide, copper aluminium oxide, cadmium stannate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/321—After treatment
- H01L21/3213—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
- H01L21/32133—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only
- H01L21/32134—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by liquid etching only
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/321—After treatment
- H01L21/3213—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
- H01L21/32133—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only
- H01L21/32135—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/321—After treatment
- H01L21/3213—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
- H01L21/32139—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer using masks
Definitions
- the present disclosure relates to the field of display technologies, and particularly relates to an array substrate and a manufacturing method of the array substrate.
- Thin film transistor liquid crystal displays (TFT-LCDs) occupy a leading position in a current flat panel display market due to their small sizes, low power consumption, and no radiation.
- TFT-LCDs Thin film transistor liquid crystal displays
- 4-mask process is widely used in industry and has a significant effect of saving processes.
- a structure made by the copper manufacturing process is generally composed of a copper conductive layer and a liner layer (generally molybdenum or titanium). Due to a slow etching speed of the liner layer in a conventional etching solution system, it is necessary to extend etching time after the copper conductive layer is etched completely, so as to completely etch the liner layer and prevent metal residue.
- CD loss critical dimension loss
- the 4-mask process has a larger CD loss of the metal layer, resulting in a greater loss of the aperture ratio, and thus applications of the 4-mask process in the 8K display panels are limited.
- a new array substrate and a manufacturing method of the array substrate need to be provided to solve the above technical problems.
- An array substrate and a manufacturing method of the array substrate provided in the present disclosure solve technical problems that due to a slow etching speed of a liner layer in a conventional etching solution system, a CD loss of a copper conductive layer is too large, which results in a low aperture ratio.
- An embodiment of the present disclosure provides a manufacturing method of an array substrate, including following steps:
- S 10 providing a substrate, and sequentially laminating a first metal layer, an insulating layer, an amorphous silicon layer, an ohmic contact layer, a second metal layer, and a photoresist layer on the substrate, wherein the second metal layer includes a liner layer and a copper conductive layer sequentially laminated on the ohmic contact layer;
- time periods for performing the first wet etching treatment and the second wet etching treatment on the copper conductive layer range between 50 seconds and 60 seconds respectively, and a material of the liner layer includes molybdenum.
- an etching solution used in the first wet etching treatment and the second wet etching treatment on the copper conductive layer is a hydrogen peroxide solution
- a material of the liner layer includes titanium or molybdenum titanium alloy.
- an etching gas used in the first dry etching treatment on the liner layer, the ohmic contact layer, and the amorphous silicon layer includes a gaseous mixture containing sulfur hexafluoride and chlorine.
- a mixing ratio of the sulfur hexafluoride and the chlorine is 1:10.
- an edge of the source electrode and an edge of the drain electrode are flush with an edge of the liner layer.
- the first metal layer includes gate electrodes and signal lines arranged at intervals from the gate electrodes.
- the photoresist layer is formed by a positive photoresist.
- An embodiment of the present disclosure provides a manufacturing method of an array substrate, including following steps:
- S 10 providing a substrate, and sequentially laminating a first metal layer, an insulating layer, an amorphous silicon layer, an ohmic contact layer, a second metal layer, and a photoresist layer on the substrate, wherein the second metal layer includes a liner layer and a copper conductive layer sequentially laminated on the ohmic contact layer;
- time periods for performing the first wet etching treatment and the second wet etching treatment on the copper conductive layer range between 50 seconds and 60 seconds respectively, and a material of the liner layer includes molybdenum.
- an etching solution used in the first wet etching treatment and the second wet etching treatment on the copper conductive layer is a hydrogen peroxide solution
- a material of the liner layer includes titanium or molybdenum titanium alloy.
- an etching gas used in the first dry etching treatment on the liner layer, the ohmic contact layer, and the amorphous silicon layer includes a gaseous mixture containing sulfur hexafluoride and chlorine.
- a mixing ratio of the sulfur hexafluoride and the chlorine is 1:10.
- an edge of the source electrode and an edge of the drain electrode are flush with an edge of the liner layer.
- the first metal layer includes gate electrodes and signal lines arranged at intervals from the gate electrodes.
- the photoresist layer is formed by a positive photoresist.
- a material of the first metal layer includes molybdenum, aluminum, aluminum-nickel alloy, molybdenum-tungsten alloy, chromium, or copper, or a combination of above metals.
- a material of the insulating layer is one of silicon nitride, silicon oxide, and silicon oxynitride.
- An embodiment of the present disclosure provides the array substrate, manufactured by the above manufacturing method of the array substrate, including:
- the ohmic contact layer disposed on the amorphous silicon layer
- the source electrode and the drain electrode disposed on the liner layer, wherein the channel is arranged between the source electrode and the drain electrode, materials of the source electrode and the drain electrode consist of the copper conductive layer, and an edge of the source electrode and an edge of the drain electrode are flush with an edge of the liner layer.
- a material of the liner layer is one of molybdenum, titanium, and molybdenum titanium alloy.
- Beneficial effects of the present disclosure are: in the array substrate and the manufacturing method of the array substrate provided in the present disclosure, during a traditional 4-mask process, when the first wet etching and the second wet etching are performed on the second metal layer, the wet etching is stopped after the copper conductive layer is merely etched completely. At this time, the liner layer is retained completely. Because a wet etching speed of the liner layer is slow, the etching time of the wet etching and the CD loss can be greatly reduced, and the CD loss is smaller. Meanwhile, etching steps to the liner layer are added in a conventional dry etching process, so an entire CD loss of the second metal layer can be reduced to reduce a CD loss of metals and improve the aperture ratio.
- FIG. 1 is a flow chart of a manufacturing method of an array substrate provided by an embodiment of the present disclosure.
- FIG. 2 A — FIG. 2 G are schematic views during a process of the manufacturing method of the array substrate provided by an embodiment of the present disclosure.
- FIG. 3 is a sectional schematic view of the array substrate provided by an embodiment of the present disclosure.
- mount can mean a permanent connection, a detachable connection, or an integrated connection. It can mean a mechanical connection, an electrical connection, or can communicate with each other. It can mean a direct connection, an indirect connection by an intermediate, or an inner communication or an interaction between two elements. Those skilled in the art should understand the specific meanings in the present disclosure according to specific situations.
- a structure in which a first feature is “on” or “beneath” a second feature may include an embodiment in which the first feature directly contacts the second feature and may also include an embodiment in which an additional feature is formed between the first feature and the second feature so that the first feature does not directly contact the second feature.
- a first feature “on,” “above,” or “on top of” a second feature may include an embodiment in which the first feature is right “on,” “above,” or “on top of” the second feature and may also include an embodiment in which the first feature is not right “on,” “above,” or “on top of” the second feature, or just means that the first feature has a sea level elevation greater than the sea level elevation of the second feature.
- first feature “beneath,” “below,” or “on bottom of” a second feature may include an embodiment in which the first feature is right “beneath,” “below,” or “on bottom of” the second feature and may also include an embodiment in which the first feature is not right “beneath,” “below,” or “on bottom of” the second feature, or just means that the first feature has a sea level elevation less than the sea level elevation of the second feature.
- the present disclosure herein provides many different embodiments or examples for realizing different structures of the present disclosure.
- components and settings of specific examples are described below. Of course, they are only examples and are not intended to limit the present disclosure.
- reference numbers and/or letters may be repeated in different examples of the present disclosure. Such repetitions are for simplification and clearness, which per se do not indicate the relations of the discussed embodiments and/or settings.
- the present disclosure provides examples of various specific processes and materials, but the applicability of other processes and/or application of other materials may be appreciated by a person skilled in the art.
- the present disclosure is directed towards the array substrate and the manufacturing method of the array substrate provided in the prior art. Since the etching speed of the liner layer under the conventional etching solution system is relatively slow, the CD loss of the copper conductive layer is too large, which in turn leads to a low aperture ratio. The embodiments of the present disclosure can solve this defect.
- an embodiment of the present disclosure provides a manufacturing method of an array substrate, including following steps:
- S 10 providing a substrate 10 , and sequentially laminating a first metal layer 20 , an insulating layer 30 , an amorphous silicon layer 40 , an ohmic contact layer 50 , a second metal layer 60 , and a photoresist layer 70 on the substrate 10 , wherein the second metal layer 60 includes a liner layer 601 and a copper conductive layer 602 sequentially laminated on the ohmic contact layer 50 .
- the above film layers may be sequentially formed on the substrate 10 by deposition, sputtering, or coating.
- a raw material of the substrate 10 may be one of a glass substrate, a quartz substrate, and a resin substrate, etc.
- the first metal layer 20 is disposed on the substrate 10 , and a material of the first metal layer 20 may be made of molybdenum, aluminum, aluminum nickel alloy, molybdenum tungsten alloy, chromium, or copper, or a combination of the above metals.
- the first metal layer 20 is treated by means of a yellow light process to form gate electrodes and signal lines arranged at intervals from the gate electrodes.
- the signal lines include scanning lines providing scanning signals for thin film transistors.
- the insulating layer covers the first metal layer 20 and the substrate 10 , and a material of the insulating layer 30 is one of silicon nitride, silicon oxide, and silicon oxynitride.
- the amorphous silicon layer 40 covers the insulating layer 30 to form an active layer.
- the ohmic contact layer 50 covers the amorphous silicon layer 40 to prevent the second metal layer 60 from directly contacting with the amorphous silicon layer 40 .
- the second metal layer 60 covers the ohmic contact layer 50 , and the second metal layer 60 includes the liner layer 601 and the copper conductive layer 602 sequentially laminated on the ohmic contact layer 50 .
- the copper conductive layer 602 is used to form a source electrode 6021 and a drain electrode 6022 of the array substrate. Because copper particles in the copper conductive layer 602 are prone to diffuse into the ohmic contact layer 50 and the amorphous silicon layer 40 under the copper conductive layer 602 , which affects conductive characteristics of the copper conductive layer 602 , the liner layer 601 is arranged between the copper conductive layer 602 and the ohmic contact layer 50 .
- an etching speed of the copper conductive layer 602 is faster than an etching speed of the liner layer 601 , in the embodiment of the present disclosure, a wet etching treatment is firstly performed on the copper conductive layer 602 , and after the copper conductive layer 602 is completely etched, the liner layer 601 still remains intact due to its slow etching speed or no etching, thereby preventing a CD loss of the copper conductive layer 602 from being too large and leading to a low aperture ratio when the etching of the copper conductive layer 601 is completed.
- a material of the liner layer 601 includes molybdenum, titanium, or molybdenum titanium alloy. Above-mentioned purposes can be achieved by selecting a matching etching solution or controlling an etching time according to the material of the liner layer 601 .
- the etching solution selected for the first wet etching treatment may be a copper acid etching solution.
- time periods for performing the first wet etching treatment and the second wet etching treatment on the copper conductive layer 602 range between 50 seconds and 60 seconds respectively, during the period, the copper conductive layer 602 has been etched completely, while the liner layer is hardly etched due to the slow etching speed.
- this method can reduce the etching time of the wet etching greatly.
- the etching solution selected for performing the first wet etching treatment and the second wet etching treatment on the copper conductive layer 602 may be a hydrogen peroxide solution. Because the titanium or the molybdenum titanium alloy hardly reacts with the hydrogen peroxide solution, when the copper conductive layer 602 is etched, the liner layer 601 is also not etched.
- the first dry etching treatment is performed on the liner layer 601 . That is to say, in a conventional dry etching process, an additional step for etching the liner layer 601 added can reduce an entire CD loss of the second metal layer 60 , so as to reduce the CD loss of the metals and improve the aperture ratio.
- the liner layer 601 , the ohmic contact layer 50 , and the amorphous silicon layer 40 may be etched by a same dry etching treatment. And because above-mentioned processes are performed in a chamber of the same machine, no additional engineering sites are added, which improves production efficiency.
- an etching gas used in the first dry etching treatment on the liner layer 601 , the ohmic contact layer 50 , and the amorphous silicon layer 40 includes a gaseous mixture containing sulfur hexafluoride and chlorine. Good etching effects may be obtained by using the gaseous mixture.
- a mixing ratio of the sulfur hexafluoride and the chlorine is 1:10.
- the ashing treatment is performed on the photoresist layer 70 positioned in the first region 100 to reduce a thickness of the photoresist layer 70 in the first region 100 or remove the photoresist layer 70 in the first region 100 completely, so as to expose the copper conductive layer 602 in the first region 100 and to make preparations for subsequent second wet etching treatment on the copper conductive layer 602 .
- the copper conductive layer 602 positioned at the first region 100 is etched to form the source electrode 6021 and the drain electrode 6022 .
- the photoresist layer 70 is formed by a positive photoresist.
- a gas used in the ashing treatment is oxygen.
- an edge of the source electrode 6021 and an edge of the drain electrode 6022 are flush with an edge of the liner layer 601 to guarantee the aperture ratio.
- the photoresist layer 70 is peeled off from the second metal layer 60 , and then subsequent film layers are manufactured, such as pixel electrodes, etc.
- the array substrate is a color filter on array (COA) substrate, a color resistance layer and a black matrix layer, etc. may further be manufactured.
- COA color filter on array
- an array substrate provided by an embodiment of the present disclosure is manufactured by the above manufacturing method.
- the array substrate includes a substrate 10 , a first metal layer 20 disposed on the substrate 10 , an insulating layer 30 disposed on the first metal layer 20 , an amorphous silicon layer 40 disposed on the insulating layer 30 , an ohmic contact layer 50 disposed on the amorphous silicon layer 40 , a liner layer 601 disposed on the ohmic contact layer 50 , and a source electrode 6021 and a drain electrode 6022 disposed on the liner layer 601 .
- the first metal layer 20 includes gate electrodes and signal lines arranged at intervals from the gate electrodes.
- Material of the source electrode 6021 and the drain electrode 6022 consist of a copper conductive layer 602 .
- a material of the liner layer 601 is one of molybdenum, titanium, and molybdenum titanium alloy. An edge of the source electrode 6021 and an edge of the drain electrode 6022 are flush with an edge of the liner layer 601 , which can reduce the CD loss of the copper conductive layer 602 greatly and guarantee an aperture ratio.
- the beneficial effects of the present disclosure are: in the array substrate and the manufacturing method of the array substrate provided in the present disclosure, during a traditional 4-mask process, when the first wet etching and the second wet etching are performed on the second metal layer, the wet etching is stopped after the copper conductive layer is merely etched completely. At this time, the liner layer is retained completely. Because a wet etching speed of the liner layer is slow, the etching time of the wet etching and the CD loss can be greatly reduced, and the CD loss is smaller. Meanwhile, etching steps to the liner layer are added in a conventional dry etching process, so an entire CD loss of the second metal layer can be reduced to reduce a CD loss of metals and improve the aperture ratio.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Chemical & Material Sciences (AREA)
- Ceramic Engineering (AREA)
- Crystallography & Structural Chemistry (AREA)
- Nonlinear Science (AREA)
- Chemical Kinetics & Catalysis (AREA)
- General Chemical & Material Sciences (AREA)
- Mathematical Physics (AREA)
- Optics & Photonics (AREA)
- Thin Film Transistor (AREA)
Abstract
Description
- The present disclosure relates to the field of display technologies, and particularly relates to an array substrate and a manufacturing method of the array substrate.
- Thin film transistor liquid crystal displays (TFT-LCDs) occupy a leading position in a current flat panel display market due to their small sizes, low power consumption, and no radiation. At present, 4-mask process is widely used in industry and has a significant effect of saving processes.
- With continuous upgrade of requirements for panels, 8K display panels have become a main direction for development of large-size panels. With improvement of resolution and sizes, a copper manufacturing process not only becomes a necessary technology, but also makes a copper thickness increasingly thicker. A structure made by the copper manufacturing process is generally composed of a copper conductive layer and a liner layer (generally molybdenum or titanium). Due to a slow etching speed of the liner layer in a conventional etching solution system, it is necessary to extend etching time after the copper conductive layer is etched completely, so as to completely etch the liner layer and prevent metal residue. However, this way leads to an excessively large critical dimension loss (CD loss) of the copper conductive layer, and the large CD loss causes a line width of a metal layer to be set too large, resulting in a low aperture ratio of the 8K display panels and a substantial increase in energy consumption.
- In addition, because the metal layer needs to undergo two wet etching treatments, the 4-mask process has a larger CD loss of the metal layer, resulting in a greater loss of the aperture ratio, and thus applications of the 4-mask process in the 8K display panels are limited.
- In summary, a new array substrate and a manufacturing method of the array substrate need to be provided to solve the above technical problems.
- An array substrate and a manufacturing method of the array substrate provided in the present disclosure solve technical problems that due to a slow etching speed of a liner layer in a conventional etching solution system, a CD loss of a copper conductive layer is too large, which results in a low aperture ratio.
- In order to solve the above problems, the present disclosure provides technical solutions as followings:
- An embodiment of the present disclosure provides a manufacturing method of an array substrate, including following steps:
- S10: providing a substrate, and sequentially laminating a first metal layer, an insulating layer, an amorphous silicon layer, an ohmic contact layer, a second metal layer, and a photoresist layer on the substrate, wherein the second metal layer includes a liner layer and a copper conductive layer sequentially laminated on the ohmic contact layer;
- S20: using the photoresist layer as a shielding layer and performing a first wet etching treatment on the copper conductive layer to expose a part of the liner layer;
- S30: using the photoresist layer as the shielding layer and performing a first dry etching treatment on the liner layer, the ohmic contact layer, and the amorphous silicon layer;
- S40: performing an ashing treatment on the photoresist layer positioned in a first region to expose a part of the copper conductive layer, and performing a second wet etching treatment on the copper conductive layer to expose the liner layer positioned in the first region, wherein a gas used in the ashing treatment is oxygen;
- S50: using the photoresist layer as the shielding layer and performing a second dry etching treatment on the liner layer and the ohmic contact layer to form an active layer, a source electrode, a drain electrode, and a channel positioned between the source electrode and the drain electrode; and
- S60: peeling off the photoresist layer.
- According to the manufacturing method of the array substrate provided in an embodiment of the present disclosure, in the step S20 and the step S40, time periods for performing the first wet etching treatment and the second wet etching treatment on the copper conductive layer range between 50 seconds and 60 seconds respectively, and a material of the liner layer includes molybdenum.
- According to the manufacturing method of the array substrate provided in an embodiment of the present disclosure, in the step S20 and the step S40, an etching solution used in the first wet etching treatment and the second wet etching treatment on the copper conductive layer is a hydrogen peroxide solution, and a material of the liner layer includes titanium or molybdenum titanium alloy.
- According to the manufacturing method of the array substrate provided in an embodiment of the present disclosure, in the step S30, an etching gas used in the first dry etching treatment on the liner layer, the ohmic contact layer, and the amorphous silicon layer includes a gaseous mixture containing sulfur hexafluoride and chlorine.
- According to the manufacturing method of the array substrate provided in an embodiment of the present disclosure, a mixing ratio of the sulfur hexafluoride and the chlorine is 1:10.
- According to the manufacturing method of the array substrate provided in an embodiment of the present disclosure, an edge of the source electrode and an edge of the drain electrode are flush with an edge of the liner layer.
- According to the manufacturing method of the array substrate provided in an embodiment of the present disclosure, the first metal layer includes gate electrodes and signal lines arranged at intervals from the gate electrodes.
- According to the manufacturing method of the array substrate provided in an embodiment of the present disclosure, the photoresist layer is formed by a positive photoresist.
- An embodiment of the present disclosure provides a manufacturing method of an array substrate, including following steps:
- S10: providing a substrate, and sequentially laminating a first metal layer, an insulating layer, an amorphous silicon layer, an ohmic contact layer, a second metal layer, and a photoresist layer on the substrate, wherein the second metal layer includes a liner layer and a copper conductive layer sequentially laminated on the ohmic contact layer;
- S20: using the photoresist layer as a shielding layer and performing a first wet etching treatment on the copper conductive layer to expose a part of the liner layer;
- S30: using the photoresist layer as the shielding layer and performing a first dry etching treatment on the liner layer, the ohmic contact layer, and the amorphous silicon layer;
- S40: performing an ashing treatment on the photoresist layer positioned in a first region to expose a part of the copper conductive layer, and performing a second wet etching treatment on the copper conductive layer to expose the liner layer positioned in the first region;
- S50: using the photoresist layer as the shielding layer and performing a second dry etching treatment on the liner layer and the ohmic contact layer to form an active layer, a source electrode, a drain electrode, and a channel positioned between the source electrode and the drain electrode; and
- S60: peeling off the photoresist layer.
- According to the manufacturing method of the array substrate provided in an embodiment of the present disclosure, in the step S20 and the step S40, time periods for performing the first wet etching treatment and the second wet etching treatment on the copper conductive layer range between 50 seconds and 60 seconds respectively, and a material of the liner layer includes molybdenum.
- According to the manufacturing method of the array substrate provided in an embodiment of the present disclosure, in the step S20 and the step S40, an etching solution used in the first wet etching treatment and the second wet etching treatment on the copper conductive layer is a hydrogen peroxide solution, and a material of the liner layer includes titanium or molybdenum titanium alloy.
- According to the manufacturing method of the array substrate provided in an embodiment of the present disclosure, in the step S30, an etching gas used in the first dry etching treatment on the liner layer, the ohmic contact layer, and the amorphous silicon layer includes a gaseous mixture containing sulfur hexafluoride and chlorine.
- According to the manufacturing method of the array substrate provided in an embodiment of the present disclosure, a mixing ratio of the sulfur hexafluoride and the chlorine is 1:10.
- According to the manufacturing method of the array substrate provided in an embodiment of the present disclosure, an edge of the source electrode and an edge of the drain electrode are flush with an edge of the liner layer.
- According to the manufacturing method of the array substrate provided in an embodiment of the present disclosure, the first metal layer includes gate electrodes and signal lines arranged at intervals from the gate electrodes.
- According to the manufacturing method of the array substrate provided in an embodiment of the present disclosure, the photoresist layer is formed by a positive photoresist.
- According to the manufacturing method of the array substrate provided in an embodiment of the present disclosure, a material of the first metal layer includes molybdenum, aluminum, aluminum-nickel alloy, molybdenum-tungsten alloy, chromium, or copper, or a combination of above metals.
- According to the manufacturing method of the array substrate provided in an embodiment of the present disclosure, a material of the insulating layer is one of silicon nitride, silicon oxide, and silicon oxynitride.
- An embodiment of the present disclosure provides the array substrate, manufactured by the above manufacturing method of the array substrate, including:
- the substrate;
- the first metal layer disposed on the substrate;
- the insulating layer disposed on the first metal layer;
- the amorphous silicon layer disposed on the insulating layer;
- the ohmic contact layer disposed on the amorphous silicon layer;
- the liner layer disposed on the ohmic contact layer; and
- the source electrode and the drain electrode disposed on the liner layer, wherein the channel is arranged between the source electrode and the drain electrode, materials of the source electrode and the drain electrode consist of the copper conductive layer, and an edge of the source electrode and an edge of the drain electrode are flush with an edge of the liner layer.
- According to the array substrate provided in an embodiment of the present disclosure, a material of the liner layer is one of molybdenum, titanium, and molybdenum titanium alloy.
- Beneficial effects of the present disclosure are: in the array substrate and the manufacturing method of the array substrate provided in the present disclosure, during a traditional 4-mask process, when the first wet etching and the second wet etching are performed on the second metal layer, the wet etching is stopped after the copper conductive layer is merely etched completely. At this time, the liner layer is retained completely. Because a wet etching speed of the liner layer is slow, the etching time of the wet etching and the CD loss can be greatly reduced, and the CD loss is smaller. Meanwhile, etching steps to the liner layer are added in a conventional dry etching process, so an entire CD loss of the second metal layer can be reduced to reduce a CD loss of metals and improve the aperture ratio.
- The accompanying drawings to be used in the description of embodiments of the present disclosure or prior art will be described in brief to more clearly illustrate the technical solutions of the embodiments or the prior art. The accompanying drawings described below are only part of the embodiments of the present disclosure. For those of ordinary skill in the art, other drawings can be obtained from these drawings without creative work.
-
FIG. 1 is a flow chart of a manufacturing method of an array substrate provided by an embodiment of the present disclosure. -
FIG. 2A —FIG. 2G are schematic views during a process of the manufacturing method of the array substrate provided by an embodiment of the present disclosure. -
FIG. 3 is a sectional schematic view of the array substrate provided by an embodiment of the present disclosure. - The following description of the various embodiments is provided to illustrate the specific embodiments. Directional terms described by the present disclosure, such as “top”, “bottom”, “front”, “back”, “left”, “right”, “inner”, “outer”, “side”, “vertical”, “level”, etc., are only directions by referring to the accompanying drawings, and thus the used terms are used only for the purpose of describing embodiments of the present disclosure and are not intended to be limiting of the present disclosure. In the drawings, units with similar structures are labeled with the same reference number.
- In the description of the present disclosure, it should be understood that terms such as “center,” “longitudinal,” “lateral,” “length,” “width,” “thickness,” “upper,” “lower,” “front,” “rear,” “left,” “right,” “vertical,” “horizontal,” “top,” “bottom,” “inside,” “outside,” “clockwise,” “counter-clockwise” as well as derivative thereof should be construed to refer to the orientation as then described or as shown in the drawings under discussion. These relative terms are for convenience of description, do not require that the present disclosure be constructed or operated in a particular orientation, and shall not be construed as causing limitations to the present disclosure. In addition, terms such as “first” and “second” are used herein for purposes of description and are not intended to indicate or imply relative importance or significance. Thus, features limited by “first”, “second”, and “third” are intended to indicate or imply including one or more than one these features. In the description of the present disclosure, “a plurality of” relates to two or more than two, unless otherwise specified.
- In the description of the present disclosure, it should be noted that unless there are express rules and limitations, the terms such as “mount,” “connect,” and “bond” should be comprehended in broad sense. For example, it can mean a permanent connection, a detachable connection, or an integrated connection. It can mean a mechanical connection, an electrical connection, or can communicate with each other. It can mean a direct connection, an indirect connection by an intermediate, or an inner communication or an interaction between two elements. Those skilled in the art should understand the specific meanings in the present disclosure according to specific situations.
- In the description of the present disclosure, unless specified or limited otherwise, it should be noted that, a structure in which a first feature is “on” or “beneath” a second feature may include an embodiment in which the first feature directly contacts the second feature and may also include an embodiment in which an additional feature is formed between the first feature and the second feature so that the first feature does not directly contact the second feature. Furthermore, a first feature “on,” “above,” or “on top of” a second feature may include an embodiment in which the first feature is right “on,” “above,” or “on top of” the second feature and may also include an embodiment in which the first feature is not right “on,” “above,” or “on top of” the second feature, or just means that the first feature has a sea level elevation greater than the sea level elevation of the second feature. While first feature “beneath,” “below,” or “on bottom of” a second feature may include an embodiment in which the first feature is right “beneath,” “below,” or “on bottom of” the second feature and may also include an embodiment in which the first feature is not right “beneath,” “below,” or “on bottom of” the second feature, or just means that the first feature has a sea level elevation less than the sea level elevation of the second feature.
- The present disclosure herein provides many different embodiments or examples for realizing different structures of the present disclosure. In order to simplify the disclosure of the present disclosure, components and settings of specific examples are described below. Of course, they are only examples and are not intended to limit the present disclosure. Furthermore, reference numbers and/or letters may be repeated in different examples of the present disclosure. Such repetitions are for simplification and clearness, which per se do not indicate the relations of the discussed embodiments and/or settings. Moreover, the present disclosure provides examples of various specific processes and materials, but the applicability of other processes and/or application of other materials may be appreciated by a person skilled in the art.
- The present disclosure is directed towards the array substrate and the manufacturing method of the array substrate provided in the prior art. Since the etching speed of the liner layer under the conventional etching solution system is relatively slow, the CD loss of the copper conductive layer is too large, which in turn leads to a low aperture ratio. The embodiments of the present disclosure can solve this defect.
- As shown in
FIG. 1 , an embodiment of the present disclosure provides a manufacturing method of an array substrate, including following steps: - S10: providing a
substrate 10, and sequentially laminating afirst metal layer 20, an insulatinglayer 30, anamorphous silicon layer 40, anohmic contact layer 50, asecond metal layer 60, and aphotoresist layer 70 on thesubstrate 10, wherein thesecond metal layer 60 includes aliner layer 601 and acopper conductive layer 602 sequentially laminated on theohmic contact layer 50. - Specifically, as shown in
FIG. 2A , the above film layers may be sequentially formed on thesubstrate 10 by deposition, sputtering, or coating. A raw material of thesubstrate 10 may be one of a glass substrate, a quartz substrate, and a resin substrate, etc. Thefirst metal layer 20 is disposed on thesubstrate 10, and a material of thefirst metal layer 20 may be made of molybdenum, aluminum, aluminum nickel alloy, molybdenum tungsten alloy, chromium, or copper, or a combination of the above metals. - The
first metal layer 20 is treated by means of a yellow light process to form gate electrodes and signal lines arranged at intervals from the gate electrodes. The signal lines include scanning lines providing scanning signals for thin film transistors. The insulating layer covers thefirst metal layer 20 and thesubstrate 10, and a material of the insulatinglayer 30 is one of silicon nitride, silicon oxide, and silicon oxynitride. Theamorphous silicon layer 40 covers the insulatinglayer 30 to form an active layer. Theohmic contact layer 50 covers theamorphous silicon layer 40 to prevent thesecond metal layer 60 from directly contacting with theamorphous silicon layer 40. - The
second metal layer 60 covers theohmic contact layer 50, and thesecond metal layer 60 includes theliner layer 601 and thecopper conductive layer 602 sequentially laminated on theohmic contact layer 50. Wherein, thecopper conductive layer 602 is used to form asource electrode 6021 and adrain electrode 6022 of the array substrate. Because copper particles in thecopper conductive layer 602 are prone to diffuse into theohmic contact layer 50 and theamorphous silicon layer 40 under thecopper conductive layer 602, which affects conductive characteristics of thecopper conductive layer 602, theliner layer 601 is arranged between thecopper conductive layer 602 and theohmic contact layer 50. - S20: using the
photoresist layer 70 as a shielding layer and performing a first wet etching treatment on thecopper conductive layer 602 to expose a part of theliner layer 601. - Specifically, as shown in
FIG. 2B , because an etching speed of thecopper conductive layer 602 is faster than an etching speed of theliner layer 601, in the embodiment of the present disclosure, a wet etching treatment is firstly performed on thecopper conductive layer 602, and after thecopper conductive layer 602 is completely etched, theliner layer 601 still remains intact due to its slow etching speed or no etching, thereby preventing a CD loss of thecopper conductive layer 602 from being too large and leading to a low aperture ratio when the etching of thecopper conductive layer 601 is completed. - Furthermore, a material of the
liner layer 601 includes molybdenum, titanium, or molybdenum titanium alloy. Above-mentioned purposes can be achieved by selecting a matching etching solution or controlling an etching time according to the material of theliner layer 601. - For example, when the material of the
liner layer 601 is molybdenum, the etching solution selected for the first wet etching treatment may be a copper acid etching solution. By controlling time periods for performing the first wet etching treatment and the second wet etching treatment on thecopper conductive layer 602 range between 50 seconds and 60 seconds respectively, during the period, thecopper conductive layer 602 has been etched completely, while the liner layer is hardly etched due to the slow etching speed. Compared with an etching time ranging between 120 seconds and 130 seconds for the first wet etching in the prior art, this method can reduce the etching time of the wet etching greatly. - As another example, when the material of the
liner layer 601 is molybdenum titanium alloy, the etching solution selected for performing the first wet etching treatment and the second wet etching treatment on thecopper conductive layer 602 may be a hydrogen peroxide solution. Because the titanium or the molybdenum titanium alloy hardly reacts with the hydrogen peroxide solution, when thecopper conductive layer 602 is etched, theliner layer 601 is also not etched. - S30: using the
photoresist layer 70 as the shielding layer and performing a first dry etching treatment on theliner layer 601, theohmic contact layer 50, and theamorphous silicon layer 40. - As shown in
FIG. 2C , after thecopper conductive layer 602 in the step S20 is etched completely, the first dry etching treatment is performed on theliner layer 601. That is to say, in a conventional dry etching process, an additional step for etching theliner layer 601 added can reduce an entire CD loss of thesecond metal layer 60, so as to reduce the CD loss of the metals and improve the aperture ratio. At the same time, in the embodiment of the present disclosure, theliner layer 601, theohmic contact layer 50, and theamorphous silicon layer 40 may be etched by a same dry etching treatment. And because above-mentioned processes are performed in a chamber of the same machine, no additional engineering sites are added, which improves production efficiency. - Furthermore, an etching gas used in the first dry etching treatment on the
liner layer 601, theohmic contact layer 50, and theamorphous silicon layer 40 includes a gaseous mixture containing sulfur hexafluoride and chlorine. Good etching effects may be obtained by using the gaseous mixture. - Preferably, in the gaseous mixture, a mixing ratio of the sulfur hexafluoride and the chlorine is 1:10.
- S40: performing an ashing treatment on the photoresist layer positioned in a
first region 100 to expose a part of thecopper conductive layer 602, and performing a second wet etching treatment on thecopper conductive layer 602 to expose theliner layer 601 positioned in thefirst region 100. - Specifically, as shown in
FIG. 2D , the ashing treatment is performed on thephotoresist layer 70 positioned in thefirst region 100 to reduce a thickness of thephotoresist layer 70 in thefirst region 100 or remove thephotoresist layer 70 in thefirst region 100 completely, so as to expose thecopper conductive layer 602 in thefirst region 100 and to make preparations for subsequent second wet etching treatment on thecopper conductive layer 602. - As shown in
FIG. 2E , thecopper conductive layer 602 positioned at thefirst region 100 is etched to form thesource electrode 6021 and thedrain electrode 6022. Wherein thephotoresist layer 70 is formed by a positive photoresist. A gas used in the ashing treatment is oxygen. - It should be noted that, principles of the second wet etching treatment for the
copper conductive layer 602 in the step S40 are the same as principles of the first wet etching treatment for thecopper conductive layer 602 in the step S20. For details, please refer to above related descriptions of the step S20 in the embodiment of the present disclosure, which will not be repeated herein. - S50: using the
photoresist layer 70 as the shielding layer and performing a second dry etching treatment on theliner layer 601 and the ohmic contact layer 6 to form an active layer, asource electrode 6021, adrain electrode 6022, and a channel positioned between thesource electrode 6021 and thedrain electrode 6022. - Specifically, as shown in
FIG. 2F , in thefirst region 100, an edge of thesource electrode 6021 and an edge of thedrain electrode 6022 are flush with an edge of theliner layer 601 to guarantee the aperture ratio. - Similarly, principles of the second dry etching treatment for the
liner layer 601 and theohmic contact layer 50 in the step S50 are the same as principles of the first dry etching treatment for theliner layer 601, theohmic contact layer 50, and theamorphous silicon layer 40 in the step S30. For details, please refer to above related descriptions of the step S30 in the embodiment of the present disclosure, which will not be repeated herein. - S60: peeling off the
photoresist layer 70. - Specifically, as shown in
FIG. 2G , thephotoresist layer 70 is peeled off from thesecond metal layer 60, and then subsequent film layers are manufactured, such as pixel electrodes, etc. When the array substrate is a color filter on array (COA) substrate, a color resistance layer and a black matrix layer, etc. may further be manufactured. - As shown in
FIG. 3 , an array substrate provided by an embodiment of the present disclosure is manufactured by the above manufacturing method. The array substrate includes asubstrate 10, afirst metal layer 20 disposed on thesubstrate 10, an insulatinglayer 30 disposed on thefirst metal layer 20, anamorphous silicon layer 40 disposed on the insulatinglayer 30, anohmic contact layer 50 disposed on theamorphous silicon layer 40, aliner layer 601 disposed on theohmic contact layer 50, and asource electrode 6021 and adrain electrode 6022 disposed on theliner layer 601. - Specifically, the
first metal layer 20 includes gate electrodes and signal lines arranged at intervals from the gate electrodes. Material of thesource electrode 6021 and thedrain electrode 6022 consist of acopper conductive layer 602. A material of theliner layer 601 is one of molybdenum, titanium, and molybdenum titanium alloy. An edge of thesource electrode 6021 and an edge of thedrain electrode 6022 are flush with an edge of theliner layer 601, which can reduce the CD loss of thecopper conductive layer 602 greatly and guarantee an aperture ratio. - The beneficial effects of the present disclosure are: in the array substrate and the manufacturing method of the array substrate provided in the present disclosure, during a traditional 4-mask process, when the first wet etching and the second wet etching are performed on the second metal layer, the wet etching is stopped after the copper conductive layer is merely etched completely. At this time, the liner layer is retained completely. Because a wet etching speed of the liner layer is slow, the etching time of the wet etching and the CD loss can be greatly reduced, and the CD loss is smaller. Meanwhile, etching steps to the liner layer are added in a conventional dry etching process, so an entire CD loss of the second metal layer can be reduced to reduce a CD loss of metals and improve the aperture ratio.
- In summary, although the present disclosure has been disclosed as above with preferred embodiments, the above preferred embodiments are not intended to limit the present invention. Those of ordinary skill in the art can make various changes and retouching without departing from the spirit and scope of the present disclosure. Therefore, a protection scope of the present disclosure is subject to a scope defined by the claims.
Claims (20)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202010286731.2 | 2020-04-13 | ||
CN202010286731.2A CN111446263A (en) | 2020-04-13 | 2020-04-13 | Array substrate and manufacturing method thereof |
PCT/CN2020/094686 WO2021208215A1 (en) | 2020-04-13 | 2020-06-05 | Array substrate and manufacturing method therefor |
Publications (2)
Publication Number | Publication Date |
---|---|
US20230122931A1 true US20230122931A1 (en) | 2023-04-20 |
US11791351B2 US11791351B2 (en) | 2023-10-17 |
Family
ID=71654078
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US17/045,186 Active 2041-09-16 US11791351B2 (en) | 2020-04-13 | 2020-06-05 | Array substrate and manufacturing method thereof |
Country Status (3)
Country | Link |
---|---|
US (1) | US11791351B2 (en) |
CN (1) | CN111446263A (en) |
WO (1) | WO2021208215A1 (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN112420606B (en) * | 2020-11-04 | 2023-02-03 | 深圳市华星光电半导体显示技术有限公司 | Preparation method of array substrate and array substrate |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7229569B1 (en) * | 1999-06-18 | 2007-06-12 | Lg. Philips Lcd Co., Ltd. | Etching reagent, and method for manufacturing electronic device substrate and electronic device |
US20200135767A1 (en) * | 2018-10-24 | 2020-04-30 | HKC Corporation Limited | Method for fabricating array substrate, array substrate and display |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7521366B2 (en) * | 2001-12-12 | 2009-04-21 | Lg Display Co., Ltd. | Manufacturing method of electro line for liquid crystal display device |
KR100866976B1 (en) * | 2002-09-03 | 2008-11-05 | 엘지디스플레이 주식회사 | Liquid Crystal Display and mathod for fabricating of the same |
US20120009777A1 (en) * | 2010-07-07 | 2012-01-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | UBM Etching Methods |
CN103295970B (en) * | 2013-06-05 | 2015-04-29 | 京东方科技集团股份有限公司 | Array substrate and manufacturing method thereof and display device |
CN105047723B (en) | 2015-09-18 | 2017-12-19 | 京东方科技集团股份有限公司 | A kind of thin film transistor (TFT), its preparation method, array base palte and display device |
CN110112071B (en) * | 2019-06-10 | 2022-02-08 | 北海惠科光电技术有限公司 | Preparation method of thin film transistor, thin film transistor and display device |
-
2020
- 2020-04-13 CN CN202010286731.2A patent/CN111446263A/en active Pending
- 2020-06-05 WO PCT/CN2020/094686 patent/WO2021208215A1/en active Application Filing
- 2020-06-05 US US17/045,186 patent/US11791351B2/en active Active
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7229569B1 (en) * | 1999-06-18 | 2007-06-12 | Lg. Philips Lcd Co., Ltd. | Etching reagent, and method for manufacturing electronic device substrate and electronic device |
US20200135767A1 (en) * | 2018-10-24 | 2020-04-30 | HKC Corporation Limited | Method for fabricating array substrate, array substrate and display |
US10727256B2 (en) * | 2018-10-24 | 2020-07-28 | HKC Corporation Limited | Method for fabricating array substrate, array substrate and display |
Also Published As
Publication number | Publication date |
---|---|
CN111446263A (en) | 2020-07-24 |
US11791351B2 (en) | 2023-10-17 |
WO2021208215A1 (en) | 2021-10-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10304861B2 (en) | Array substrate and method of manufacturing the same, and display panel | |
US8298883B2 (en) | Method of forming photoresist burr edge and method of manufacturing array substrate | |
US7704767B2 (en) | Manufacturing method of electro line for liquid crystal display device | |
US9349760B2 (en) | Method of manufacturing a TFT-LCD array substrate having light blocking layer on the surface treated semiconductor layer | |
US7649582B2 (en) | Array substrate for a liquid crystal display device having multi-layered metal line and fabricating method thereof | |
US9904132B2 (en) | Liquid crystal display panel, array substrate and manufacturing method for the same | |
US8860898B2 (en) | Array substrate and liquid crystal display | |
US9761616B2 (en) | Manufacturing method of array substrate with reduced number of patterning processes array substrate and display device | |
JP6899487B2 (en) | TFT substrate and its manufacturing method | |
US20180059456A1 (en) | Pixel structure and manufacturing method thereof, array substrate and display apparatus | |
CN104808408B (en) | A kind of production method of COA substrates, display device and COA substrates | |
EP2819155B1 (en) | Thin film transistor array substrate and producing method thereof | |
US10217851B2 (en) | Array substrate and method of manufacturing the same, and display device | |
US11791351B2 (en) | Array substrate and manufacturing method thereof | |
US10529749B2 (en) | Manufacturing method for thin film transistor array substrate | |
US10497724B2 (en) | Manufacturing method of a thin film transistor and manufacturing method of an array substrate | |
US10347662B2 (en) | Array substrate, manufacturing method thereof, and display panel | |
US20190013334A1 (en) | Manufacturing method for array substrate | |
US7049163B1 (en) | Manufacture method of pixel structure | |
US10497906B2 (en) | Manufacturing method of thin film transistor array substrate | |
US11307469B2 (en) | Array substrate, method for manufacturing array substrate, and display device | |
US20200098792A1 (en) | Array substrate, manufacturing method of the array substrate, and display panel | |
US20210126024A1 (en) | Manufacturing Method for Array Substrate and Array Substrate | |
KR20040013209A (en) | Method for manufacturing of thin film transistor liquid crystal display | |
CN113571587A (en) | Array substrate, display panel and manufacturing method of array substrate |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: TCL CHINA STAR OPTOELECTRONICS TECHNOLOGY CO., LTD., CHINA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TAN, ZHIWEI;REEL/FRAME:053968/0739 Effective date: 20200318 |
|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NOTICE OF ALLOWANCE MAILED -- APPLICATION RECEIVED IN OFFICE OF PUBLICATIONS |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: PUBLICATIONS -- ISSUE FEE PAYMENT VERIFIED |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |