US20220070998A1 - Printed wiring board, memory system, and method for manufacturing printed wiring board - Google Patents
Printed wiring board, memory system, and method for manufacturing printed wiring board Download PDFInfo
- Publication number
- US20220070998A1 US20220070998A1 US17/117,854 US202017117854A US2022070998A1 US 20220070998 A1 US20220070998 A1 US 20220070998A1 US 202017117854 A US202017117854 A US 202017117854A US 2022070998 A1 US2022070998 A1 US 2022070998A1
- Authority
- US
- United States
- Prior art keywords
- conductor
- wiring board
- printed wiring
- insulator
- layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0213—Electrical arrangements not otherwise provided for
- H05K1/0237—High frequency adaptations
- H05K1/0242—Structural details of individual signal conductors, e.g. related to the skin effect
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/09—Use of materials for the conductive, e.g. metallic pattern
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/18—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different subgroups of the same main group of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0213—Electrical arrangements not otherwise provided for
- H05K1/0216—Reduction of cross-talk, noise or electromagnetic interference
- H05K1/0218—Reduction of cross-talk, noise or electromagnetic interference by printed shielding conductors, ground planes or power plane
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/11—Printed elements for providing electric connections to or between printed circuits
- H05K1/111—Pads for surface mounting, e.g. lay-out
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/18—Printed circuits structurally associated with non-printed electric components
- H05K1/181—Printed circuits structurally associated with non-printed electric components associated with surface mounted components
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/22—Secondary treatment of printed circuits
- H05K3/24—Reinforcing the conductive pattern
- H05K3/244—Finish plating of conductors, especially of copper conductors, e.g. for pads or lands
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/03—Conductive materials
- H05K2201/0332—Structure of the conductor
- H05K2201/0335—Layered conductors or foils
- H05K2201/0338—Layered conductor, e.g. layered metal substrate, layered finish layer, layered thin film adhesion layer
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/03—Conductive materials
- H05K2201/0332—Structure of the conductor
- H05K2201/0335—Layered conductors or foils
- H05K2201/0347—Overplating, e.g. for reinforcing conductors or bumps; Plating over filled vias
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10007—Types of components
- H05K2201/10159—Memory
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/07—Treatments involving liquids, e.g. plating, rinsing
- H05K2203/0703—Plating
- H05K2203/072—Electroless plating, e.g. finish plating or initial plating
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/10—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern
- H05K3/108—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern by semi-additive methods; masks therefor
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/22—Secondary treatment of printed circuits
- H05K3/24—Reinforcing the conductive pattern
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/38—Improvement of the adhesion between the insulating substrate and the metal
- H05K3/386—Improvement of the adhesion between the insulating substrate and the metal by the use of an organic polymeric bonding layer, e.g. adhesive
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4644—Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4644—Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits
- H05K3/4652—Adding a circuit layer by laminating a metal foil or a preformed metal foil pattern
Definitions
- Embodiments described herein relate generally to a printed circuit board, a memory system, and a method for manufacturing a printed wiring board.
- a printed wiring board including a wiring pattern formed of a copper material is known. It is required that transmission characteristics of the printed wiring board be improved.
- FIG. 1 is a block diagram showing a configuration of a memory system according to a first embodiment connected to a host device.
- FIG. 2 is a perspective cross-sectional view showing a printed wiring board according to the first embodiment.
- FIG. 3 is a cross-sectional view taken along line F 3 -F 3 of the printed wiring board shown in FIG. 2 .
- FIG. 4 is a cross-sectional view taken along line F 4 -F 4 of the printed wiring board shown in FIG. 2 .
- FIG. 5 is a cross-sectional view showing an example of a method for manufacturing the printed wiring board according to the first embodiment.
- FIG. 6 is a cross-sectional view showing the example of the method for manufacturing the printed wiring board according to the first embodiment.
- FIG. 7 is a view showing an example of a skin depth of the printed wiring board according to the first embodiment.
- FIG. 8 is a cross-sectional view showing a printed wiring board according to a modification example of the first embodiment.
- FIG. 9 is a cross-sectional view showing an example of a method for manufacturing the printed wiring board according to the modification example of the first embodiment.
- FIG. 10 is a cross-sectional view showing the example of the method for manufacturing the printed wiring board according to the modification example of the first embodiment.
- FIG. 11 is a cross-sectional view showing a printed wiring board according to a second embodiment.
- FIG. 12 is a cross-sectional view showing a printed wiring board according to a third embodiment.
- FIG. 13 is a cross-sectional view showing a printed wiring board according to a fourth embodiment.
- FIG. 14 is a cross-sectional view showing an example of a method for manufacturing the printed wiring board according to the fourth embodiment.
- FIG. 15 is a cross-sectional view showing the example of the method for manufacturing the printed wiring board according to the fourth embodiment.
- a printed wiring board includes a first insulator, a second insulator, a first conductor, and a second conductor.
- the first conductor is between the first insulator and the second insulator.
- the first conductor contains a first conductive material.
- the second conductor includes a first portion. The first portion is between the first insulator and the first conductor. The first portion is in contact with the first conductor and extends along the first conductor.
- the second conductor contains a second conductive material.
- the second conductive material is lower in electrical resistivity than the first conductive material.
- the second insulator is closer to an outside of the printed wiring board than the first insulator is in a thickness direction of the printed wiring board.
- an X direction, a Y direction, and a Z direction are defined.
- the X direction and the Y direction are directions along a first surface 10 a (refer to FIG. 3 ) of a first insulating base 10 of a printed wiring board 5 which will be described later.
- the X direction is a direction in which at least a part of a wiring 60 described later extends.
- the Y direction is a direction which intersects (for example, is orthogonal to) the X direction.
- the Z direction is a direction which intersects (for example, is orthogonal to) the X direction and the Y direction.
- the Z direction is a thickness direction of the printed wiring board 5 .
- expressions such as “upward” or “downward” are used for convenience of explanation and do not specify a direction of gravity.
- FIG. 1 is a block diagram showing a configuration of a memory system 1 according to a first embodiment connected to a host device 2 .
- the memory system 1 is a storage device such as a solid state drive (SSD).
- the memory system 1 is to be connected to the host device 2 and serves as an external storage device for the host device 2 .
- the host device 2 is a device which controls the memory system 1 in an information processing device such as a server device, a personal computer, or a mobile terminal.
- the host device 2 can issue access requests (a write request of data, a read request of data, or the like) to the memory system 1 .
- the memory system 1 includes, for example, a memory controller 100 , an external connection terminal 200 , one or more (for example, a plurality of) NAND devices 300 , and a dynamic random access memory (DRAM) 400 . Note that the memory system 1 may not include the DRAM 400 .
- the memory controller 100 performs writing, reading, erasing, or the like of data to the NAND device 300 based on the access request issued by the host device 2 .
- the memory controller 100 is an example of a “controller”.
- the memory controller 100 will be described in detail later.
- the external connection terminal 200 is terminal pins, terminal pads, or the like, and is capable of being electrically connected to the host device 2 .
- the NAND device 300 is a NAND type flash memory.
- the NAND device 300 includes a memory cell array including a plurality of memory cells and stores data in a non-volatile manner.
- the NAND device 300 is an example of a “semiconductor memory device”. Note that the semiconductor memory device is not limited to the above example and may be a resistance change type, a magnetic change type, or another type of semiconductor memory device.
- the DRAM 400 temporarily stores, for example, write data which is received from the host device 2 and to be written to the NAND device 300 , and/or read data which is read from the NAND device 300 and to be transmitted to the host device 2 .
- the memory controller 100 includes, for example, a host interface circuit (a host I/F) 110 , a random access memory (RAM) 120 , a read only memory (ROM) 130 , a central processing unit (CPU) 140 , an error correcting code (ECC) circuit 150 , a NAND interface circuit (a NAND I/F) 160 , and a DRAM interface circuit (a DRAM I/F) 170 .
- a host I/F a host interface circuit
- RAM random access memory
- ROM read only memory
- CPU central processing unit
- ECC error correcting code
- NAND interface circuit a NAND I/F
- DRAM I/F DRAM interface circuit
- Such constitutions are connected to each other by a bus 180 .
- the memory controller 100 is constituted of a system-on-a-chip (SoC) in which the constitutions are integrated into one chip. Note that some of these constitutions may be provided outside the memory controller 100 .
- the host I/F 110 performs control of data transmission between the host device 2 and the memory controller 100 under control of the CPU 140 .
- the host I/F 110 transmits and receives electrical signals between the memory controller 100 and the host device 2 through a transmission line L 1 between the memory controller 100 and the external connection terminal 200 .
- the host I/F 110 is an example of a high-speed interface for transmitting and receiving high-speed signals.
- the RAM 120 is, for example, a synchronous dynamic random access memory (SDRAM) or a static random access memory (SRAM) but is not limited thereto.
- SDRAM synchronous dynamic random access memory
- SRAM static random access memory
- the RAM 120 provides a work area for the CPU 140 .
- Firmware (program) stored in the ROM 130 is loaded into the RAM 120 when the memory system 1 is booted up.
- the RAM 120 may serve as a buffer for data transmission between the host device 2 and the NAND devices 300 .
- the CPU 140 is an example of a hardware processor.
- the CPU 140 controls operations of the memory controller 100 , for example, by executing the firmware loaded in the RAM 120 .
- the CPU 140 controls operations related to writing, reading, and erasing data with respect to the NAND devices 300 .
- the ECC circuit 150 encodes data to be written to the NAND device 300 for error correction.
- the ECC circuit 150 performs the error correction on read data based on an error correction code added during a writing operation.
- the NAND I/F 160 performs the control of the data transmission between the memory controller 100 and the NAND devices 300 under the control of the CPU 140 .
- the NAND I/F 160 transmits and receives electrical signals between the memory controller 100 and the NAND devices 300 through transmission lines L 2 between the memory controller 100 and the NAND devices 300 .
- the NAND I/F 160 is another example of the high-speed interface for transmitting and receiving high-speed signals.
- the DRAM I/F 170 performs the control of the data transmission between the memory controller 100 and the DRAM 400 under the control of the CPU 140 .
- the DRAM I/F 170 transmits and receives electrical signals between the memory controller 100 and the DRAM 400 through a transmission line L 3 between the memory controller 100 and the DRAM 400 .
- the DRAM I/F 170 is still another example of the high-speed interface for transmitting and receiving high-speed signals.
- FIG. 2 is a perspective cross-sectional view showing the printed wiring board 5 according to the first embodiment.
- the printed wiring board 5 is included in the above-described memory system 1 .
- the memory controller 100 , the external connection terminal 200 , the NAND devices 300 , and the DRAM 400 are provided on the printed wiring board 5 .
- the printed wiring board 5 is, for example, a multilayer board, and only some of the layers are shown in FIG. 2 . This note also applies to the following drawings.
- the printed wiring board 5 may be a rigid board, a flexible board, or a rigid-flexible board in which the rigid board and the flexible board are integrally connected.
- the printed wiring board 5 is not limited to a multilayer board, and also may be a single-sided board or a double-sided board.
- the printed wiring board 5 includes a first insulating base 10 , a second insulating base 20 , a solder resist layer 30 , a ground layer 40 , an organic coating 50 (refer to FIG. 3 ), a wiring 60 , an organic coating 70 (refer to FIG. 3 ), and a pad 80 .
- the wiring 60 , the ground layer 40 , or a combination of the wiring 60 and the ground layer 40 constitutes at least a part of any one of the transmission line L 1 , the transmission line L 2 , or the transmission line L 3 described above.
- FIG. 3 is a cross-sectional view taken along line F 3 -F 3 of the printed wiring board 5 shown in FIG. 2 .
- the first insulating base 10 is formed in a layer shape extending in the X direction and the Y direction.
- the first insulating base 10 is formed of a general insulating material (e.g., a glass cloth base epoxy resin, a glass composite base epoxy resin, a paper base phenol resin, or polyimide) for a printed wiring board and has an insulating property.
- the first insulating base 10 includes a first surface 10 a which faces the ground layer 40 and the second insulating base 20 which will be described later, and a second surface 10 b which is located on a side opposite to the first surface 10 a.
- the second insulating base 20 is formed in a layer shape in the X direction and the Y direction. Like the first insulating base 10 , the second insulating base 20 is formed of an insulating material for a general printed wiring board and has an insulating property. The second insulating base 20 overlaps the first insulating base 10 in the Z direction. The second insulating base 20 is located closer to an outside or the printed wiring board 5 in the Z direction than the first insulating base 10 is.
- the second insulating base 20 includes a first surface 20 a which faces the wiring 60 and the solder resist layer 30 which will be described later, and a second surface 20 b which is located on a side opposite to the first surface 20 a and faces the ground layer 40 and the first insulating base 10 . From a point of view, the first insulating base 10 is an example of a “first insulator”, and the second insulating base 20 is an example of a “second insulator”.
- the second insulating base 20 includes a first portion 21 which overlaps the ground layer 40 in the Z direction, a second portion 22 which is adjacent to the ground layer 40 in the Y direction, and a third portion 23 which is adjacent to the ground layer 40 from a side opposite to the second portion 22 .
- the second portion 22 and the third portion 23 are in contact with the first insulating base 10 .
- the solder resist layer 30 is exposed to the outside of the printed wiring board 5 and forms a part of a surface of the printed wiring board 5 .
- the solder resist layer 30 is formed in a layer shape extending in the X direction and the Y direction.
- the solder resist layer 30 is a protective film which covers a circuit pattern including the wiring 60 which will be described later.
- the solder resist layer 30 is formed of, for example, an insulating material in which an epoxy resin and an inorganic powder are mixed, and has an insulating property.
- the solder resist layer 30 overlaps the second insulating base 20 in the Z direction.
- the solder resist layer 30 is located closer to the outside of the printed wiring board 5 in the Z direction than the second insulating base 20 is.
- the solder resist layer 30 includes a first surface 30 a which is exposed to the outside of the printed wiring board 5 and a second surface 30 b which is located on a side opposite to the first surface 30 a and faces the wiring 60 and the second insulating base 20 .
- the second insulating base 20 is an example of the “first insulator”
- the solder resist layer 30 is an example of the “second insulator”.
- the solder resist layer 30 includes a first portion 31 which overlaps the wiring 60 in the Z direction, a second portion 32 which is adjacent to the wiring 60 in the Y direction, and a third portion 33 which is adjacent to the wiring 60 from a side opposite to the second portion 32 .
- the second portion 32 and the third portion 33 are in contact with the second insulating base 20 .
- the ground layer (a ground pattern) 40 is a conductor pattern provided between the first insulating base 10 and the second insulating base 20 .
- the ground layer 40 serves as a voltage reference for the printed wiring board 5 and forms a return path through which a return current of a current (e.g., an electric signal), which passes through the wiring 60 described later, flows.
- the ground layer 40 extends in the X direction and the Y direction.
- the ground layer 40 is a planar pattern which extends in the X direction and the Y direction.
- a width of the ground layer 40 in the Y direction is larger than a width of the wiring 60 in the Y direction.
- the ground layer 40 overlaps the wiring 60 in the Z direction.
- the ground layer 40 includes a main body 41 and a surface layer 42 .
- the main body 41 is located between the first insulating base 10 and the second insulating base 20 .
- the main body 41 extends in the X direction along the first surface 10 a of the first insulating base 10 .
- the main body 41 is formed in a layer shape extending in the X direction and the Y direction.
- a width W 1 of the main body 41 in the Y direction is larger than a thickness T 1 of the main body 41 in the Z direction.
- the thickness T 1 of the main body 41 in the Z direction is, for example, 10 to 50 ⁇ m.
- the main body 41 is formed of a first conductive material M 1 .
- the first conductive material M 1 is, for example, a metal material.
- the first conductive material M 1 is, for example, copper.
- the main body 41 is an example of a “first conductor”.
- the surface layer 42 is formed of a second conductive material M 2 different from the first conductive material M 1 .
- the second conductive material M 2 is a conductive material having a lower electrical resistivity than that of the first conductive material M 1 .
- the second conductive material M 2 is, for example, a metal material.
- the second conductive material M 2 is, for example, silver.
- the surface layer 42 is an example of a “second conductor”. In the embodiment, the surface layer 42 includes a first portion 42 a, a second portion 42 b, a third portion 42 c, and a fourth portion 42 d.
- the first portion 42 a is located between the first insulating base 10 and the main body 41 .
- the first portion 42 a is in contact with the main body 41 in the Z direction and extends in the X direction along the main body 41 .
- the first portion 42 a is formed in a layer shape extending in the X direction and the Y direction.
- the second portion 42 b is located between the second insulating base 20 and the main body 41 . That is, the second portion 42 b overlaps the main body 41 from a side opposite to the first portion 42 a in the Z direction.
- the second portion 42 b is in contact with the main body 41 in the Z direction and extends in the X direction along the main body 41 .
- the second portion 42 b is formed in a layer shape extending in the X direction and the Y direction.
- the third portion 42 c is located between the second portion 22 of the second insulating base 20 and the main body 41 in the Y direction.
- the third portion 42 c is in contact with the main body 41 in the Y direction and extends in the X direction along the main body 41 .
- the third portion 42 c is in contact with the main body 41 from a direction different from directions in which the first portion 42 a and the second portion 42 b are in contact with the main body 41 , respectively.
- the third portion 42 c also extends in the Z direction and connects the first portion 42 a and the second portion 42 b.
- the third portion 42 c is formed in a layer shape extending in the X direction and the Z direction.
- the fourth portion 42 d is located between the third portion 23 of the second insulating base 20 and the main body 41 in the Y direction. That is, the fourth portion 42 d overlaps the main body 41 from a side opposite to the third portion 42 c in the Y direction.
- the fourth portion 42 d is in contact with the main body 41 in the Y direction and extends in the X direction along the main body 41 .
- the fourth portion 42 d is in contact with the main body 41 from a direction different from directions in which first portion 42 a and the second portion 42 b are in contact with the main body 41 , respectively.
- the fourth portion 42 d also extends in the Z direction and connects the first portion 42 a and the second portion 42 b.
- the fourth portion 42 d is formed in a layer shape extending in the X direction and the Z direction.
- the first portion 42 a, the second portion 42 b, the third portion 42 c, and the fourth portion 42 d described above are connected to each other.
- the surface layer 42 is formed in an annular shape which surrounds the main body 41 in a cross section in the Y direction and the Z direction (that is, a cross section shown in FIG. 3 ).
- the “annular shape” in the embodiment may be an incomplete annular shape which includes a divided part due to manufacturing thereof, for example.
- the “annular shape” is not limited to a circular ring shape, and includes a rectangular ring shape. These definitions are the same below.
- each of a thickness T 2 a of the first portion 42 a in the Z direction, a thickness T 2 b of the second portion 42 b in the Z direction, a thickness T 2 c of the third portion 42 c in the Y direction, and a thickness T 2 d of the fourth portion 42 d in the Y direction is, for example, 0.5 ⁇ m. That is, each of the thickness T 2 a of the first portion 42 a in the Z direction, the thickness T 2 b of the second portion 42 b in the Z direction, the thickness T 2 c of the third portion 42 c in the Y direction, and the thickness T 2 d of the fourth portion 42 d in the Y direction is thinner than the thickness T 1 of the main body 41 in the Z direction. In the embodiment, a sum of the thickness T 2 a of the first portion 42 a in the Z direction and the thickness T 2 b of the second portion 42 b in the Z direction is thinner than the thickness T 1 of the main body 41 in the Z direction.
- FIG. 4 is a cross-sectional view taken along line F 4 -F 4 of the printed wiring board 5 shown in FIG. 2 .
- the surface layer 42 is provided over the entire length of the main body 41 or in a part of the entire length of the main body 41 .
- the surface layer 42 covers the main body 41 in an annular shape over the entire length of the main body 41 or in a part of the entire length of the main body 41 .
- the organic coating 50 is formed in an annular shape which covers the surface layer 42 of the ground layer 40 from the outer peripheral side in a cross section in the Y direction and the Z direction (that is, a cross section shown in FIG. 3 ).
- the organic coating 50 includes a first portion 50 a, a second portion 50 b, a third portion 50 c, and a fourth portion 50 d.
- the first portion 50 a is provided between the first portion 42 a of the surface layer 42 and the first insulating base 10 and covers the first portion 42 a of the surface layer 42 .
- the second portion 50 b is provided between the second portion 42 b of the surface layer 42 and the first portion 21 of the second insulating base 20 and covers the second portion 42 b of the surface layer 42 .
- the third portion 50 c is provided between the third portion 42 c of the surface layer 42 and the second portion 22 of the second insulating base 20 and covers the third portion 42 c of the surface layer 42 .
- the fourth portion 50 d is provided between the fourth portion 42 d of the surface layer 42 and the third portion 23 of the second insulating base 20 and covers the fourth portion 42 d of the surface layer 42 .
- the gap Sa there is a gap Sa between the first portion 50 a and the third portion 50 c in the Y direction.
- the first portion 50 a and the third portion 50 c are separated by the gap Sa.
- the gap Sa is located between the third portion 42 c of the surface layer 42 and the first insulating base 10 in the Z direction.
- a width of the gap Sa in the Y direction is substantially the same as, for example, the thickness T 2 c of the third portion 42 c of the surface layer 42 in the Y direction.
- a width of the gap Sb in the Y direction is substantially the same as, for example, the thickness T 2 d of the fourth portion 42 d of the surface layer 42 in the Y direction.
- the organic coating 50 is a functional layer which curbs ion migration of the second conductive material M 2 (for example, silver).
- the organic coating 50 is formed by applying, for example, a chelating agent, or a thiol agent.
- a thickness of the organic coating 50 is, for example, 1 ⁇ m. These are the same for the organic coating 70 which will be described later.
- the wiring 60 is a wiring pattern provided in the printed wiring board 5 .
- the wiring 60 is provided between the second insulating base 20 and the solder resist layer 30 . At least a part of the wiring 60 extends in the X direction.
- the wiring 60 is a signal line through which an electrical signal flows.
- the wiring 60 forms, for example, a wiring between the memory controller 100 and the external connection terminal 200 , between the memory controller 100 and the NAND device 300 , or between the memory controller 100 and the DRAM 400 .
- a high-speed signal of 15 GHz or more flows through the wiring 60 .
- a signal of 32 GT/s (16 GHz) or 64 GT/s (32 GHz) corresponding to a fifth or sixth generation of peripheral component interconnect-express (PCIe) (registered trademark) flows through the wiring 60 .
- PCIe peripheral component interconnect-express
- the signal flowing through the wiring 60 is not limited to the above example.
- the wiring 60 includes a main body 61 and a surface layer 62 .
- the surface layer 62 includes a first portion 62 a, a second portion 62 b, a third portion 62 c, and a fourth portion 62 d.
- a configuration of the wiring 60 is the same as the configuration of the ground layer 40 .
- the main body 41 ,” “the surface layer 42 ,” “the first portion 42 a ,” “the second portion 42 b ,” “the third portion 42 c ,” “the fourth portion 42 d ,” “the first insulating base 10 ,” “the second insulating base 20 ,” “the first portion 21 ,” “the second portion 22 ,” and “the third portion 23 ” are respectively replaced with “the main body 61 ,” “the surface layer 62 ,” “the first portion 62 a ,” “the second portion 62 b ,” “the third portion 62 c ,” “the fourth portion 62 d ,” “the second insulating base 20 ,” “the solder resist layer 30 ,” “the first portion 31 ,” “the second portion 32 ,” and “the third portion 33 ”.
- the main body 61 is another example of the “first conductor”.
- the surface layer 62 is another example of the “second conductor”.
- Table 1 shows the correspondence between constituents used in the explanation of the ground layer 40 (constituents before replacement) and constituents used in the explanation of the wiring 60 (constituents after replacement).
- a thickness T 3 of the main body 61 in the Z direction is, for example, 10 to 50 ⁇ m.
- Each of a thickness T 4 a of the first portion 62 a of the surface layer 62 in the Z direction, a thickness T 4 b of the second portion 62 b of the surface layer 62 in the Z direction, a thickness T 4 c of the third portion 62 c of the surface layer 62 in the Y direction, and a thickness T 4 d of the fourth portion 62 d of the surface layer 62 in the Y direction is, for example, 0.5 ⁇ m.
- each of the thickness T 4 a of the first portion 62 a in the Z direction, the thickness T 4 b of the second portion 62 b in the Z direction, the thickness T 4 c of the third portion 62 c in the Y direction, and the thickness T 4 d of the fourth portion 62 d in the Y direction is thinner than the thickness T 3 of the main body 61 in the Z direction.
- a sum of the thickness T 4 a of the first portion 62 a in the Z direction and the thickness T 4 b of the second portion 62 b in the Z direction is thinner than the thickness T 3 of the main body 61 in the Z direction.
- the organic coating 70 is formed in an annular shape which covers the surface layer 62 of the wiring 60 from the outer peripheral side in a cross section in the Y direction and the Z direction (that is, the cross section shown in FIG. 3 ).
- the organic coating 70 includes a first portion 70 a, a second portion 70 b, a third portion 70 c, and a fourth portion 70 d.
- the first portion 70 a is provided between the first portion 62 a of the surface layer 62 and the second insulating base 20 , and covers the first portion 62 a of the surface layer 62 .
- the second portion 70 b is provided between the second portion 62 b of the surface layer 62 and the first portion 31 of the solder resist layer 30 , and covers the second portion 62 b of the surface layer 62 .
- the third portion 70 c is provided between the third portion 62 c of the surface layer 62 and the second portion 32 of the solder resist layer 30 , and covers the third portion 62 c of the surface layer 62 .
- the fourth portion 70 d is provided between the fourth portion 62 d of the surface layer 62 and the third portion 33 of the solder resist layer 30 , and covers the fourth portion 62 d of the surface layer 62 .
- the gap Sc there is a gap Sc between the first portion 70 a and the third portion 70 c in the Y direction.
- the first portion 70 a and the third portion 70 c are separated by the gap Sc.
- the gap Sc is located between the third portion 62 c of the surface layer 62 and the second insulating base 20 in the Z direction.
- a width of the gap Sc in the Y direction is substantially the same as, for example, the thickness of the third portion 62 c of the surface layer 62 in the Y direction.
- the gap Sd there is a gap Sd between the first portion 70 a and the fourth portion 70 d in the Y direction.
- the first portion 70 a and the fourth portion 70 d are separated by the gap Sd.
- the gap Sd is located between the fourth portion 62 d of the surface layer 62 and the second insulating base 20 in the Z direction.
- a width of the gap Sd in the Y direction is substantially the same as, for example, the thickness of the fourth portion 62 d of the surface layer 62 in the Y direction.
- the pad 80 is a portion wider in the Y direction than the wiring 60 (refer to FIG. 2 ). As shown in FIG. 4 , the pad 80 is provided on the first surface 20 a of the second insulating base 20 . A peripheral edge portion of the pad 80 is covered with the solder resist layer 30 . A part of the second portion 70 b of the organic coating 70 provided on the pad 80 is exposed to the outside of the printed wiring board 5 through an opening O provided in the solder resist layer 30 . In the embodiment, both the main body 61 and the surface layer 62 of the wiring 60 are connected to the pad 80 .
- the pad 80 includes the same configuration as the wiring 60 , for example. That is, the pad 80 includes a main body 81 and a surface layer 82 .
- the main body 81 is formed integrally with the main body 61 of the wiring 60 , and is continuous with the main body 61 of the wiring 60 .
- the main body 81 overlaps a connection terminal S of an electronic component EC, which will be described later, in the Z direction.
- the main body 81 has a circular shape when seen in the Z direction. Note that the main body 81 may have a rectangular shape or other shapes.
- the surface layer 82 of the pad 80 is provided integrally with the surface layer 62 of the wiring 60 and is continuous with the surface layer 62 of the wiring 60 .
- the surface layer 82 includes a first portion 82 a, a second portion 82 b, a third portion 82 c (refer to FIG. 2 ), a fourth portion 82 d (refer to FIG. 2 ), and a fifth portion 82 e.
- the first portion 82 a is located between the second insulating base 20 and the main body 81 .
- the second portion 82 b overlaps the main body 81 from a side opposite to the first portion 82 a in the Z direction. At least a part of the second portion 82 b faces the opening o in the Z direction via the second portion 70 b of the organic coating 70 . At least a part of the second portion 82 b is located between the connection terminal S of the electronic component EC and the main body 81 when the electronic component EC is mounted.
- the connection terminal S of the electronic component EC is connected to at least a part of the second portion 82 b.
- the third portion 82 c is adjacent to the main body 81 in the Y direction and is provided along a side surface of the main body 81 (refer to FIG. 2 ).
- the third portion 82 c has an arc shape when seen in the Z direction along a peripheral surface of the main body 81 .
- the fourth portion 82 d is adjacent to the main body 81 in the Y direction from a side opposite to the third portion 82 c, and is provided along the side surface of the main body 81 (refer to FIG. 2 ).
- the fourth portion 82 d has an arc shape when seen in the Z direction along the peripheral surface of the main body 81 .
- the fifth portion 82 e is adjacent to the main body 81 in the X direction from a side opposite to the wiring 60 , and is provided along the side surface of the main body 81 (refer to FIG. 2 ).
- the fifth portion 82 e is a region of the surface layer 82 which overlaps the wiring 60 when seen in the X direction.
- the fifth portion 82 e is provided between the third portion 82 c and the fourth portion 82 d.
- the fifth portion 82 e has an arc shape when seen in the Z direction along the peripheral surface of the main body 81 .
- a part of the first portion 70 a of the organic coating 70 is provided between the first portion 82 a of the surface layer 82 and the second insulating base 20 , and covers the first portion 82 a of the surface layer 82 .
- a part of the second portion 70 b of the organic coating 70 is provided between the second portion 82 b of the surface layer 82 and the first portion 31 of the solder resist layer 30 , and between the second portion 82 b of the surface layer 82 and the opening O, and covers the second portion 82 b of the surface layer 82 .
- a part of the organic coating 70 is provided between the fifth portion 82 e of the surface layer 82 and the solder resist layer 30 , and covers the fifth portion 82 e of the surface layer 82 .
- a part of the third portion 70 c of the organic coating 70 is provided between the third portion 82 c of the surface layer 82 and the second portion 32 of the solder resist layer 30 , and covers the third portion 82 c of the surface layer 82 .
- a part of the fourth portion 70 d of the organic coating 70 is provided between the fourth portion 82 d of the surface layer 82 and the third portion 33 of the solder resist layer 30 , and covers the fourth portion 82 d of the surface layer 82 .
- the electronic component EC is, for example, an electronic component having a ball grid array (BGA) package.
- the electronic component EC is any one of the above-described memory controller 100 , an interface component including the external connection terminal 200 , the NAND device 300 , or the DRAM 400 .
- the connection terminal S is, for example, a solder connection portion (a solder ball) of the BGA package.
- a surface of the pad 80 is coated with flux F for enhancing connectivity between the connection terminal S of the electronic component EC and the pad 80 .
- the connection terminal S of the electronic component EC is connected to the surface of the pad 80 via the flux F.
- the flux F is not essential and may be omitted.
- FIGS. 5 and 6 are views showing an example of a method for manufacturing the printed wiring board 5 .
- a metal foil 45 for example, a silver foil
- a material of the organic coating 50 is applied to one surface (a lower surface in FIG. 5 ) of the metal foil 45 to form a layered organic coating portion 51 .
- the organic coating portion 51 is provided on, for example, the entire one surface of the metal foil 45 .
- the metal foil 45 with the organic coating portion 51 provided on the one surface is attached to the first surface 10 a of the first insulating base 10 .
- the metal foil 45 is attached to the first insulating base 10 by, for example, pressure welding, but other methods may be used.
- a second conductive layer 46 is formed on the first insulating base 10 .
- the second conductive layer 46 is a planar layer which extends in the X direction and the Y direction.
- a component e.g., a component B is formed (or provided) on another component (e.g., a component A)
- another component e.g., a component A
- the second conductive layer 46 is formed on the first insulating base 10 includes a case in which another layer is interposed between the first insulating base 10 and the second conductive layer 46 , in addition to a case in which a surface of the first insulating base 10 and the second conductive layer 46 are formed to be in contact with each other.
- the organic coating portion 51 is interposed between the first insulating base 10 and the second conductive layer 46 .
- a first conductive layer 47 containing the first conductive material M 1 is formed on a surface of the second conductive layer 46 .
- the first conductive layer 47 is formed by performing a first plating treatment on the surface of the second conductive layer 46 using the first conductive material M 1 .
- the first plating treatment may be electrolytic plating or electroless plating, and in the case of the electrolytic plating, a relatively thick first conductive layer 47 can be preferably formed.
- the first conductive layer 47 is a planar layer which extends in the X direction and the Y direction.
- pattern processing is performed on the first conductive layer 47 , the second conductive layer 46 , and the organic coating portion 51 . That is, unnecessary portions of the first conductive layer 47 , the second conductive layer 46 , and the organic coating portion 51 are removed by etching the unnecessary portions of the first conductive layer 47 , the second conductive layer 46 , and the organic coating portion 51 .
- the main body 41 of the ground layer 40 is formed of the first conductive layer 47
- the first portion 42 a of the surface layer 42 of the ground layer 40 is formed of the second conductive layer 46
- the first portion 50 a of the organic coating 50 is formed of the organic coating portion 51 .
- the first conductive layer 47 after the pattern processing is performed (that is, the main body 41 of the ground layer 40 ) may be referred to as a “first conductive layer” as well as the first conductive layer 47 before the pattern processing is performed.
- a third conductive layer 48 containing the second conductive material M 2 is formed on a surface of the main body 41 of the ground layer 40 (that is, the first conductive layer 47 subjected to the pattern processing).
- the third conductive layer 48 is formed by performing a second plating treatment using the second conductive material M 2 on the surface of the main body 41 of the ground layer 40 .
- the second plating treatment is, for example, electroless plating.
- the first conductive layer 47 subjected to the pattern processing has a first surface 47 b which is directed to a side opposite to the second conductive layer 46 in the Z direction, a second surface 47 c which is directed in a direction different from the first surface 47 b, and a third surface 47 d which is directed to a side opposite to the second surface 47 c in the Y direction.
- the third conductive layer 48 is formed to be in contact with the first surface 47 b, the second surface 47 c, and the third surface 47 d of the first conductive layer 47 . That is, the third conductive layer 48 is formed such that it surrounds the main body 41 of the ground layer 40 in three directions.
- the third conductive layer 48 includes the second portion 42 b, the third portion 42 c, and the fourth portion 42 d of the surface layer 42 of the ground layer 40 described above. Since the third conductive layer 48 is formed, the surface layer 42 which surrounds the main body 41 of the ground layer 40 in an annular shape is formed by the third conductive layer 48 and the second conductive layer 46 subjected to the pattern processing. Thus, the ground layer 40 is formed.
- a material of the organic coating 50 is applied to an upper surface and left and right side surfaces of the ground layer 40 .
- an organic coating portion 52 which surrounds the ground layer 40 in three directions is formed.
- the organic coating portion 52 includes the second portion 50 b, the third portion 50 c, and the fourth portion 50 d of the organic coating 50 described above. Since the organic coating portion 52 is formed, the organic coating 50 which surrounds the surface layer 42 in an annular shape from the outer peripheral side is formed by the organic coating portion 52 and the above-described organic coating portion 51 .
- the second insulating base 20 is stacked on the first insulating base 10 and the ground layer 40 . That is, the second insulating base 20 which covers the first conductive layer 47 , the second conductive layer 46 , and the third conductive layer 48 described above from a side opposite to the first insulating base 10 in the Z direction is provided.
- the wiring 60 and the organic coating 70 are formed on the first surface 20 a of the second insulating base 20 .
- Details of a manufacturing method of the wiring 60 and the organic coating 70 are the same as the details of the manufacturing method of the ground layer 40 and the organic coating 50 (described with reference to (a) to (d) in FIG. 5 and (e) to (g) in FIG. 6 ), respectively.
- the pad 80 is formed in the same processing as that of the wiring 60 .
- the patterned first conductive layer 47 forms the main body 61 of the wiring 60 and the main body 81 of the pad 80 .
- a fourth surface 47 e (refer to FIG. 4 ) which is in contact with the fifth portion 82 e of the surface layer 82 of the pad 80 is formed in a subsequent process in addition to the first surface 47 b which is directed to a side opposite to the second conductive layer 46 in the 7 direction, the second surface 47 c which is directed in a direction different from the first surface 47 b, and the third surface 47 d which is directed to a side opposite to the second surface 47 c in the Y direction.
- the third conductive layer 48 is formed to be in contact with the first surface 47 b, the second surface 47 c, the third surface 47 d, and the fourth surface 47 e of the first conductive layer 47 .
- solder resist layer 30 is provided on the second insulating base 20 and the wiring 60 , and the opening O is formed so that the pad 80 is exposed to the outside of the printed wiring board 5 .
- the manufacturing or the printed wiring board 5 is completed.
- a skin effect in which a current concentratedly flows near the surface of the wiring 60 may increase.
- at least some of the current flowing near the surface of the wiring 60 due to the skin effect can flow through the surface layer 62 of the wiring 60 formed of the second conductive material M 2 having a lower electrical resistivity than that of the first conductive material M 1 .
- FIG. 7 is a view showing an example of a skin depth of the printed wiring board 5 .
- FIG. 7 shows, for example, a skin depth for a PCIe fifth generation (16 GHz) or sixth generation (32 GHz) signal.
- the skin depth d [ ⁇ m] in FIG. 7 is obtained by the following Equation 1 wherein an electrical resistivity is ⁇ [ ⁇ m], an angular frequency (2 ⁇ f) is ⁇ [Hz], and a magnetic permeability is ⁇ [H/m].
- the skin depth d for a signal of 16 GHz is about 0.5 ⁇ m
- the skin depth d for a signal of 32 GHz is about 0.35 ⁇ m. That is, in a case where the surface layer 62 having a thickness of about 0.5 ⁇ m or about 0.35 ⁇ m is provided, most of the current concentrated near the surface of the wiring 60 due to the skin effect can flow through the surface layer 62 .
- the wiring 60 of the printed wiring board 5 includes the main body 61 containing the first conductive material M 1 and the surface layer 62 containing the second conductive material M 2 having a smaller electrical resistivity than that of the first conductive material M 1 .
- the main body 61 is located between the second insulating base 20 and the solder resist layer 30 .
- the surface layer 62 includes the first portion 62 a located between the second insulating base 20 and the main body 61 .
- the entire wiring is formed of the second conductive material M 2 having the small electrical resistivity.
- the second conductive material M 2 for example, silver
- the first conductive material M 1 for example, copper
- the manufacturing cost of the printed wiring board becomes high.
- the main body 61 of the wiring 60 is formed of the first conductive material M 1
- the surface layer 62 of the wiring 60 on which the current is concentrated due to the skin effect is formed of the second conductive material M 2 .
- the thickness T 4 a of the first portion 62 a of the surface layer 62 of the wiring 60 in the Z direction is thinner than the thickness T 3 of the main body 61 of the wiring 60 in the Z direction.
- an amount of the second conductive material M 2 used can be reduced, and the increase in the manufacturing cost of the printed wiring board 5 can be further curbed.
- a sum of the thickness T 4 a of the first portion 62 a of the surface layer 62 in the Z direction and the thickness T 4 b of the second portion 62 b of the surface layer 62 in the Z direction is thinner than the thickness T 3 of the main body 61 of the wiring 60 in the Z direction. With such a configuration, the amount of the second conductive material M 2 used can be further reduced.
- a high-speed signal having a frequency of 15 GHz or higher flows through the wiring 60 .
- Each of the thicknesses T 2 a, T 2 b, T 2 c, and T 2 d of the surface layer 62 of the wiring 60 is, for example, 0.5 ⁇ m or less. With such a configuration, most of the current flowing through the wiring 60 can flow through the surface layer 62 of the wiring 60 . Thus, the transmission characteristics can be further improved. Further, when each of the thicknesses T 2 a, T 2 b, T 2 c, and T 2 d of the surface layer 62 of the wiring 60 is about 0.5 ⁇ m, the manufacturing can be relatively easily performed even by electroless plating.
- the surface layer 62 of the wiring 60 includes the second portion 62 h located between the solder resist layer 30 and the main body 61 of the wiring 60 .
- the ground layer 40 which serves as a reference and through which a return current flows also includes the main body 41 formed of the first conductive material M 1 and the surface layer 42 formed of the second conductive material M 2 having the relatively small electrical resistivity. With such a configuration, the return current also easily flows, and the transmission characteristics of the printed wiring board 5 can be further improved.
- the second conductive material M 2 (for example, silver) may be more susceptible to ion migration (a phenomenon in which a conductive material is ionized and enters the insulating material) and/or corrosion as compared with the first conductive material M 1 (for example, copper).
- a part of the organic coating 70 is provided between the surface layer 62 of the wiring 60 and the second insulating base 20 . Therefore, even when the surface layer 62 of the wiring 60 is formed of the second conductive material M 2 , the ion migration and/or the corrosion caused by the characteristics of the second conductive material M 2 can be curbed. Thus, long-term reliability of the printed wiring board 5 can be improved.
- the surface of the pad 80 is formed of the second conductive material M 2 (for example, silver)
- bondability between the connection terminal S of the electronic component EC and the pad 80 can be improved when compared with a case in which the surface of the pad 80 is formed of the first conductive material M 1 (for example, copper). Therefore, in a case where the surface of the pad 80 is formed of the second conductive material M 2 (for example, silver), the flux F may be omitted or a roughening treatment of the surface of the pad 80 may be omitted.
- the manufacturing cost of the printed wiring board 5 can be reduced.
- FIG. 8 is a cross-sectional view showing a printed wiring board 5 M of a modification example of the first embodiment.
- the printed wiring board 5 M does not have the gaps Sa and Sb of the organic coating 50 and the gaps Sc and Sd of the organic coating 70 described above. That is, the first portion 50 a of the organic coating 50 is connected to each of the third portion 50 c and the fourth portion 50 d of the organic coating 50 . Similarly, the first portion 70 a of the organic coating 70 is connected to each of the third portion 70 c and the fourth portion 70 d of the organic coating 70 .
- FIGS. 9 and 10 are views showing a method for manufacturing the printed wiring board 5 M according to the modification example.
- the manufacturing method according to the modification example is different from the above-described manufacturing method according to the first embodiment in that a semi-additive method such as flash etching or quick etching is used with the metal foil 45 (for example, a silver foil) containing the second conductive material M 2 as a seed layer.
- a semi-additive method such as flash etching or quick etching is used with the metal foil 45 (for example, a silver foil) containing the second conductive material M 2 as a seed layer.
- an intermediate structure M in which the second conductive layer 46 is provided on the first insulating base 10 is formed.
- the intermediate structure M can be manufactured in the same processes as those in the printed wiring board 5 of the first embodiment described with reference to (a) and (b) in FIG. 5 .
- the intermediate structure M includes the organic coating portion 51 interposed between the first insulating base 10 and the second conductive layer 46 .
- a mask MK is provided on the second conductive layer 46 .
- the mask MK is provided on regions of the surface of the second conductive layer 46 where the main body 41 of the ground layer 40 is not to be formed.
- the first conductive layer 47 containing the first conductive material M 1 is formed on regions where the mask MK is not provided.
- the first conductive layer 47 of the modification example is a conductive layer which becomes the main body 41 of the ground layer 40 without performing the pattern processing.
- the first conductive layer 47 (that is, the main body 41 of the ground layer 40 ) is formed by performing a first plating treatment using the first conductive material M 1 .
- the first plating treatment may be electrolytic plating or electroless plating. In the case of the electrolytic plating, the relatively thick main body 41 can be preferably formed.
- the first surface 47 b is a surface which is directed to a side opposite to the second conductive layer 46 in the Z direction.
- the second surface 47 c is a surface which is directed in a direction different from that of the first surface 47 b.
- the third surface 47 d is a surface which is directed to a side opposite to the second surface 47 c in the Y direction.
- the third conductive layer 48 containing the second conductive material M 2 is formed on the surface of the first conductive layer 47 (that is, the main body 41 of the ground layer 40 ) and on the surface of the region of the second conductive layer 46 which is not covered by the first conductive layer 47 .
- the third conductive layer 48 is formed by performing a second plating treatment using the second conductive material M 2 .
- the second plating treatment is, for example, electroless plating.
- the third conductive layer 48 is formed to be in contact with the first surface 47 b, the second surface 47 c, and the third surface 47 d of the first conductive layer 47 , and the surface of the region of the second conductive layer 46 which is not covered by the first conductive layer 47 .
- a thickness of the third conductive layer 48 is larger than the thickness of the surface layer 42 of the ground layer 40 of a finished product (i.e., finished printed wiring board 5 M).
- an unnecessary portion of the second conductive layer 46 , an unnecessary portion of the third conductive layer 48 , and an unnecessary portion of the organic coating portion 51 are removed by a semi-additive method such as flash etching or quick etching.
- a thickness of portions of the third conductive layer 48 provided on the surfaces of the first surface 47 b, the second surface 47 c, and the third surface 47 d of the first conductive layer 47 becomes thin.
- the surface layer 42 which surrounds the main body 41 of the ground layer 40 in an annular shape is formed by the third conductive layer 48 and the second conductive layer 46 .
- the ground layer 40 is formed, and the first portion 50 a of the organic coating 50 is formed.
- flash etching or the quick etching
- the material of the organic coating 50 is applied to the upper surface (the first surface 47 b of the first conductive layer 47 ) and the left and right side surfaces (the second surface 47 c and the third surface 47 d of the first conductive layer 47 ) of the ground layer 40 .
- the organic coating portion 52 which surrounds the ground layer 40 in three directions is formed.
- the organic coating portion 52 includes the second portion 50 b, the third portion 50 c, and the fourth portion 50 d of the organic coating 50 described above.
- the organic coating 50 which surrounds the surface layer 42 in an annular shape from the outer peripheral side is formed by the organic coating portion 52 and the above-described organic coating portion 51 .
- the first portion 50 a of the organic coating 50 is connected to each of the third portion 50 c and the fourth portion 50 d of the organic coating 50 .
- the second insulating base 20 is stacked on the first insulating base 10 and the ground layer 40 , as in the printed wiring board 5 of the first embodiment. Further, the wiring 60 and the organic coating 70 are manufactured by the same method as the manufacturing method of the ground layer 40 and the organic coating 50 of the modification example. Finally, the solder resist layer 30 is provided.
- each of the ground layer 40 and the wiring 60 includes a double organic coating layer.
- Configurations other than that described below are the same as the configurations of the first embodiment.
- FIG. 11 is a cross-sectional view showing a printed wiring board 5 A of the second embodiment.
- the printed wiring board 5 A includes an organic coating 91 and an organic coating 92 in addition to the configurations of the printed wiring board 5 of the first embodiment.
- the organic coating 91 is formed in an annular shape which covers the organic coating 50 from the outer peripheral side.
- the organic coating 91 is provided between the organic coating 50 and the first insulating base 10 , and between the organic coating 50 and the second insulating base 20 .
- the organic coating 92 is formed in an annular shape which covers the organic coating 70 from the outer peripheral side.
- the organic coating 92 is provided between the organic coating 70 and the second insulating base 20 , and between the organic coating 70 and the solder resist layer 30 .
- the organic coatings 50 and 70 are functional layers which curb ion migration of the second conductive material M 2 as described above.
- the organic coatings 50 and 70 are formed by applying, for example, a chelating agent or a thiol agent.
- Each of the organic coatings 50 and 70 is an example of a “first organic coating”.
- the organic coatings 91 and 92 are functional layers which enhance adhesiveness (in other words, bondability) between the organic coatings 50 and 70 and the insulating bases 10 and 20 or the solder resist layer 30 .
- the organic coatings 91 and 92 are formed of a material different from that of the organic coatings 50 and 70 .
- the organic coatings 91 and 92 are formed of a material which is easier to adhere to the insulating bases 10 and 20 or the solder resist layer 30 than to the organic coatings 50 and 70 .
- the organic coatings 91 and 92 are formed of, for example, a silane coupling agent.
- Each of the organic coatings 91 and 92 is an example of a “second organic coating”.
- the third embodiment is different from the first embodiment in that it has a via 95 which connects the ground layer 40 to the wiring 60 .
- the configurations other than that described below is the same as the configurations of the first embodiment.
- FIG. 12 is a cross-sectional view showing a printed wiring board 5 B according to the third embodiment.
- FIG. 12 shows a portion of the printed wiring board 5 B.
- the printed wiring board 5 B includes the via 95 in addition to the configurations of the printed wiring board 5 of the first embodiment.
- the printed wiring board SB includes the ground layer 40 , the wiring 60 , and the via 95 which connects the ground layer 40 and the wiring 60 .
- the via 95 is not limited to a via which connects the ground layer 40 and the wiring 60 , and may be a via which connects a plurality of wirings 60 .
- the via 95 is an example of a “conductive connector”. Note that the “conductive connector” may be a through hole or the like.
- the via 95 is interposed between the ground layer 40 and the wiring 60 in the Z direction. That is, the via 95 overlaps the ground layer 40 in the Z direction and overlaps the wiring 60 in the Z direction.
- the via 95 is provided inside the second insulating base 20 and extends in the Z direction inside the second insulating base 20 .
- the via 95 is formed of, for example, the first conductive material M 1 .
- the via 95 includes, as end portions in the Z direction, a first end portion 95 a and a second end portion 95 b located on a side opposite to the first end portion 95 a .
- the first end portion 95 a of the via 95 is in contact with the second portion 42 b of the surface layer 42 of the ground layer 40 .
- the second end portion 95 b of the via 95 is in contact with the main body 61 and the surface layer 62 of the wiring 60 .
- the via 95 electrically connects the ground layer 40 and the wiring 60 .
- the fourth embodiment is different from the third embodiment in that the via 95 includes a surface layer formed of the second conductive material M 2 .
- the configurations other than that described below is the same as the configurations of the third embodiment.
- FIG. 13 is a cross-sectional view showing a printed wiring board 5 C according to the fourth embodiment.
- the via 95 includes a main body 96 and a surface layer 97 .
- the main body 96 is located between the second portion 42 b of the surface layer 42 of the ground layer 40 and the main body 61 of the wiring 60 in the Z direction.
- the main body 96 extends in the Z direction inside the second insulating base 20 .
- the main body 96 is in contact with the main body 61 of the wiring 60 .
- the main body 96 has a bottom surface 96 a which faces the ground layer 40 and a peripheral surface 96 b which extends from a peripheral edge portion of the bottom surface 96 a toward the wiring 60 .
- the main body 96 is formed of the first conductive material M 1 .
- the main body 96 is an example of the “third conductor”.
- the surface layer 97 is formed of the second conductive material M 2 .
- the surface layer 97 is an example of a “fourth conductor”.
- the surface layer 97 includes a first portion 97 a and a second portion 97 b.
- the first portion 97 a is located between the surface layer 42 of the ground layer 40 and the main body 96 of the via 95 in the Z direction.
- the first portion 97 a extends along the bottom surface 96 a of the main body 96 of the via 95 in the X direction and the Y direction.
- the first portion 97 a is in contact with the surface layer 42 of the ground layer 40 in the Z direction and is in contact with the main body 96 of the via 95 in the Z direction.
- the second portion 97 b extends from the peripheral edge portion of the first portion 97 a toward the surface layer 62 of the wiring 60 .
- the second portion 97 b extends along the peripheral surface 96 b of the main body 96 of the via 95 .
- the second portion 97 b is located between the second insulating base 20 and the main body 96 of the via 95 in the X direction and the Y direction.
- the second portion 97 b is formed in an annular shape which surrounds the main body 96 in the X direction and the Y direction.
- the second portion 97 b is in contact with the first portion 62 a of the surface layer 62 of the wiring 60 . That is, the first portion 97 a and the second portion 97 b form a current path having a small electrical resistivity which connects the surface layer 42 of the ground layer 40 and the surface layer 62 of the wiring 60 .
- FIGS. 14 and 15 are views showing an example of the method for manufacturing the printed wiring board 5 C.
- an intermediate structure shown in (g) in FIG. 6 is formed by the same processes as those of the printed wiring board 5 of the first embodiment described with reference to FIGS. 5 and 6 .
- the metal foil 65 for example, a silver foil
- the material of the organic coating 70 is applied to one surface (the lower surface in FIG. 14 ) of the metal foil 65 to form a layered organic coating portion 71 .
- the organic coating portion 71 is provided on, for example, the entire surface of one surface of the metal foil 65 .
- the metal foil 65 with the organic coating portion 71 provided on one surface thereof is attached to the first surface 20 a of the second insulating base 20 of the intermediate structure.
- the metal foil 65 is attached to the second insulating base 20 by, for example, pressure welding, but other methods may be used.
- a conductive layer 66 is formed on the second insulating base 20 .
- the conductive layer 66 is a planar layer which extends in the X direction and the Y direction.
- a protective film (a resist) P 2 is formed on the conductive layer 66 . Then, through an opening P 2 a formed in the protective film P 2 , a hole 20 h which passes through the conductive layer 66 , the organic coating portion 71 , and the second insulating base 20 in the Z direction is provided. For example, in the process to form the hole 20 h, a part of the second portion 50 b of the organic coating 50 located in a region corresponding to the hole 20 h is removed. As a result, the via 95 comes into contact with the surface layer 42 of the ground layer 40 without via the organic coating 50 in a subsequent process. When the via 95 is connected to the wiring 60 in place of/in addition to the ground layer 40 , the via 95 comes into contact with the surface layer 62 of the wiring 60 without via the organic coating 70 .
- the protective film P 2 is removed, and as shown in (n) in FIG. 14 , a plating process using the second conductive material M 2 is performed on an inner surface of the hole 20 h and a surface of the conductive layer 66 .
- a conductive layer 67 containing the second conductive material M 2 along the inner surface of the hole 20 h is formed.
- a process may be added to provide an organic coating similar to the organic coating 50 (or the organic coating 70 ) on the inner surface of the hole 20 h.
- the conductive layer 67 forms the surface layer 97 of the via 95 and also forms a part of the first portion 62 a of the surface layer 62 of the wiring 60 .
- a plating process using the first conductive material M 1 is performed on the conductive layer 66 .
- the main body 96 of the via 95 is formed by filling the inside of the hole 20 h, and a conductive layer 68 including the first conductive material M 1 spreading on the conductive layer 66 is formed.
- the main body 96 formed in this process is combined with the surface layer 97 formed earlier, and thus the via 95 is formed.
- the pattern processing is performed on the conductive layer 66 , the organic coating portion 71 , and the conductive layer 68 .
- the first portion 62 a of the surface layer 62 of the wiring 60 is formed of the conductive layer 66
- the main body 61 of the wiring 60 is formed of the conductive layer 68
- the first portion 70 a of the organic coating 70 is formed of the organic coating portion 71 .
- the same processes as in (e) and (f) in FIG. 5 are performed, and thus the surface layer 62 of the wiring 60 and the organic coating 70 are formed.
- the printed wiring board includes a first insulator, a second insulator, a first conductor, and a second conductor.
- the first conductor is located between the first insulator and the second insulator, and contains a first conductive material.
- the second conductor includes a first portion located between the first insulator and the first conductor, and contains a second conductive material having a smaller electrical resistivity than that of the first conductive material.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Electromagnetism (AREA)
- Structure Of Printed Boards (AREA)
- Parts Printed On Printed Circuit Boards (AREA)
- Multi-Process Working Machines And Systems (AREA)
Abstract
A printed wiring board includes a first insulator, a second insulator, a first conductor, and a second conductor. The first conductor is between the first insulator and the second insulator. The first conductor contains a first conductive material. The second conductor includes a first portion. The first portion is between the first insulator and the first conductor. The first portion is in contact with the first conductor and extends along the first conductor. The second conductor contains a second conductive material. The second conductive material is lower in electrical resistivity than the first conductive material. The second insulator is closer to an outside of the printed wiring board than the first insulator is in a thickness direction of the printed wiring board.
Description
- This application is based upon and claims the benefit of priority from Japanese Patent Application No. 2020-144942, filed Aug. 28, 2020; the entire contents of which are incorporated herein by reference.
- Embodiments described herein relate generally to a printed circuit board, a memory system, and a method for manufacturing a printed wiring board.
- A printed wiring board including a wiring pattern formed of a copper material is known. It is required that transmission characteristics of the printed wiring board be improved.
-
FIG. 1 is a block diagram showing a configuration of a memory system according to a first embodiment connected to a host device. -
FIG. 2 is a perspective cross-sectional view showing a printed wiring board according to the first embodiment. -
FIG. 3 is a cross-sectional view taken along line F3-F3 of the printed wiring board shown inFIG. 2 . -
FIG. 4 is a cross-sectional view taken along line F4-F4 of the printed wiring board shown inFIG. 2 . -
FIG. 5 is a cross-sectional view showing an example of a method for manufacturing the printed wiring board according to the first embodiment. -
FIG. 6 is a cross-sectional view showing the example of the method for manufacturing the printed wiring board according to the first embodiment. -
FIG. 7 is a view showing an example of a skin depth of the printed wiring board according to the first embodiment. -
FIG. 8 is a cross-sectional view showing a printed wiring board according to a modification example of the first embodiment. -
FIG. 9 is a cross-sectional view showing an example of a method for manufacturing the printed wiring board according to the modification example of the first embodiment. -
FIG. 10 is a cross-sectional view showing the example of the method for manufacturing the printed wiring board according to the modification example of the first embodiment. -
FIG. 11 is a cross-sectional view showing a printed wiring board according to a second embodiment. -
FIG. 12 is a cross-sectional view showing a printed wiring board according to a third embodiment. -
FIG. 13 is a cross-sectional view showing a printed wiring board according to a fourth embodiment. -
FIG. 14 is a cross-sectional view showing an example of a method for manufacturing the printed wiring board according to the fourth embodiment. -
FIG. 15 is a cross-sectional view showing the example of the method for manufacturing the printed wiring board according to the fourth embodiment. - According to one embodiment, a printed wiring board includes a first insulator, a second insulator, a first conductor, and a second conductor. The first conductor is between the first insulator and the second insulator. The first conductor contains a first conductive material. The second conductor includes a first portion. The first portion is between the first insulator and the first conductor. The first portion is in contact with the first conductor and extends along the first conductor. The second conductor contains a second conductive material. The second conductive material is lower in electrical resistivity than the first conductive material. The second insulator is closer to an outside of the printed wiring board than the first insulator is in a thickness direction of the printed wiring board.
- Hereinafter, a printed wiring board, a memory system, and a method for manufacturing a printed wiring board according to embodiments will be described with reference to the drawings. In the following description, constituents having the same or similar functions are designated by the same reference numerals. Then, duplicated description thereof may be omitted. In the following description, “parallel” may include a case of “substantially parallel,” and “orthogonal” also may include a case of “substantially orthogonal”. “Overlapping” means that virtual projection images of two target objects overlap each other and may include a case in which the two target objects are not into direct contact with each other. “Connection” is not limited to mechanical connection, and also may include electrical connection. On the other hand, “being in contact” means that two members are adjoining each other without anything intervening therebetween.
- First, an X direction, a Y direction, and a Z direction are defined. The X direction and the Y direction are directions along a
first surface 10 a (refer toFIG. 3 ) of a firstinsulating base 10 of a printedwiring board 5 which will be described later. The X direction is a direction in which at least a part of awiring 60 described later extends. The Y direction is a direction which intersects (for example, is orthogonal to) the X direction. The Z direction is a direction which intersects (for example, is orthogonal to) the X direction and the Y direction. The Z direction is a thickness direction of the printedwiring board 5. In the specification, expressions such as “upward” or “downward” are used for convenience of explanation and do not specify a direction of gravity. -
FIG. 1 is a block diagram showing a configuration of amemory system 1 according to a first embodiment connected to ahost device 2. Thememory system 1 is a storage device such as a solid state drive (SSD). Thememory system 1 is to be connected to thehost device 2 and serves as an external storage device for thehost device 2. Thehost device 2 is a device which controls thememory system 1 in an information processing device such as a server device, a personal computer, or a mobile terminal. Thehost device 2 can issue access requests (a write request of data, a read request of data, or the like) to thememory system 1. - The
memory system 1 includes, for example, amemory controller 100, anexternal connection terminal 200, one or more (for example, a plurality of)NAND devices 300, and a dynamic random access memory (DRAM) 400. Note that thememory system 1 may not include theDRAM 400. - The
memory controller 100 performs writing, reading, erasing, or the like of data to theNAND device 300 based on the access request issued by thehost device 2. Thememory controller 100 is an example of a “controller”. Thememory controller 100 will be described in detail later. Theexternal connection terminal 200 is terminal pins, terminal pads, or the like, and is capable of being electrically connected to thehost device 2. - The
NAND device 300 is a NAND type flash memory. TheNAND device 300 includes a memory cell array including a plurality of memory cells and stores data in a non-volatile manner. TheNAND device 300 is an example of a “semiconductor memory device”. Note that the semiconductor memory device is not limited to the above example and may be a resistance change type, a magnetic change type, or another type of semiconductor memory device. TheDRAM 400 temporarily stores, for example, write data which is received from thehost device 2 and to be written to theNAND device 300, and/or read data which is read from theNAND device 300 and to be transmitted to thehost device 2. - Next, the
memory controller 100 will be described in detail. Thememory controller 100 includes, for example, a host interface circuit (a host I/F) 110, a random access memory (RAM) 120, a read only memory (ROM) 130, a central processing unit (CPU) 140, an error correcting code (ECC)circuit 150, a NAND interface circuit (a NAND I/F) 160, and a DRAM interface circuit (a DRAM I/F) 170. Such constitutions are connected to each other by abus 180. For example, thememory controller 100 is constituted of a system-on-a-chip (SoC) in which the constitutions are integrated into one chip. Note that some of these constitutions may be provided outside thememory controller 100. One or more of theRAM 120, theROM 130, theCPU 140, and theECC circuit 150 may be provided inside the host I/F 110 or the NAND OF 160. - The host I/
F 110 performs control of data transmission between thehost device 2 and thememory controller 100 under control of theCPU 140. The host I/F 110 transmits and receives electrical signals between thememory controller 100 and thehost device 2 through a transmission line L1 between thememory controller 100 and theexternal connection terminal 200. The host I/F 110 is an example of a high-speed interface for transmitting and receiving high-speed signals. - The
RAM 120 is, for example, a synchronous dynamic random access memory (SDRAM) or a static random access memory (SRAM) but is not limited thereto. TheRAM 120 provides a work area for theCPU 140. Firmware (program) stored in theROM 130 is loaded into theRAM 120 when thememory system 1 is booted up. TheRAM 120 may serve as a buffer for data transmission between thehost device 2 and theNAND devices 300. - The
CPU 140 is an example of a hardware processor. TheCPU 140 controls operations of thememory controller 100, for example, by executing the firmware loaded in theRAM 120. For example, theCPU 140 controls operations related to writing, reading, and erasing data with respect to theNAND devices 300. - The
ECC circuit 150 encodes data to be written to theNAND device 300 for error correction. TheECC circuit 150 performs the error correction on read data based on an error correction code added during a writing operation. - The NAND I/
F 160 performs the control of the data transmission between thememory controller 100 and theNAND devices 300 under the control of theCPU 140. The NAND I/F 160 transmits and receives electrical signals between thememory controller 100 and theNAND devices 300 through transmission lines L2 between thememory controller 100 and theNAND devices 300. The NAND I/F 160 is another example of the high-speed interface for transmitting and receiving high-speed signals. - The DRAM I/
F 170 performs the control of the data transmission between thememory controller 100 and theDRAM 400 under the control of theCPU 140. The DRAM I/F 170 transmits and receives electrical signals between thememory controller 100 and theDRAM 400 through a transmission line L3 between thememory controller 100 and theDRAM 400. The DRAM I/F 170 is still another example of the high-speed interface for transmitting and receiving high-speed signals. -
FIG. 2 is a perspective cross-sectional view showing the printedwiring board 5 according to the first embodiment. The printedwiring board 5 is included in the above-describedmemory system 1. Thememory controller 100, theexternal connection terminal 200, theNAND devices 300, and theDRAM 400 are provided on the printedwiring board 5. The printedwiring board 5 is, for example, a multilayer board, and only some of the layers are shown inFIG. 2 . This note also applies to the following drawings. The printedwiring board 5 may be a rigid board, a flexible board, or a rigid-flexible board in which the rigid board and the flexible board are integrally connected. The printedwiring board 5 is not limited to a multilayer board, and also may be a single-sided board or a double-sided board. - As shown in
FIG. 2 , the printedwiring board 5 includes a first insulatingbase 10, a second insulatingbase 20, a solder resistlayer 30, aground layer 40, an organic coating 50 (refer toFIG. 3 ), awiring 60, an organic coating 70 (refer toFIG. 3 ), and apad 80. Thewiring 60, theground layer 40, or a combination of thewiring 60 and theground layer 40 constitutes at least a part of any one of the transmission line L1, the transmission line L2, or the transmission line L3 described above. -
FIG. 3 is a cross-sectional view taken along line F3-F3 of the printedwiring board 5 shown inFIG. 2 . - The first insulating
base 10 is formed in a layer shape extending in the X direction and the Y direction. The first insulatingbase 10 is formed of a general insulating material (e.g., a glass cloth base epoxy resin, a glass composite base epoxy resin, a paper base phenol resin, or polyimide) for a printed wiring board and has an insulating property. The first insulatingbase 10 includes afirst surface 10 a which faces theground layer 40 and the second insulatingbase 20 which will be described later, and asecond surface 10 b which is located on a side opposite to thefirst surface 10 a. - The second insulating
base 20 is formed in a layer shape in the X direction and the Y direction. Like the first insulatingbase 10, the second insulatingbase 20 is formed of an insulating material for a general printed wiring board and has an insulating property. The second insulatingbase 20 overlaps the first insulatingbase 10 in the Z direction. The second insulatingbase 20 is located closer to an outside or the printedwiring board 5 in the Z direction than the first insulatingbase 10 is. The second insulatingbase 20 includes afirst surface 20 a which faces thewiring 60 and the solder resistlayer 30 which will be described later, and asecond surface 20 b which is located on a side opposite to thefirst surface 20 a and faces theground layer 40 and the first insulatingbase 10. From a point of view, the first insulatingbase 10 is an example of a “first insulator”, and the second insulatingbase 20 is an example of a “second insulator”. - The second insulating
base 20 includes afirst portion 21 which overlaps theground layer 40 in the Z direction, asecond portion 22 which is adjacent to theground layer 40 in the Y direction, and athird portion 23 which is adjacent to theground layer 40 from a side opposite to thesecond portion 22. Thesecond portion 22 and thethird portion 23 are in contact with the first insulatingbase 10. - The solder resist
layer 30 is exposed to the outside of the printedwiring board 5 and forms a part of a surface of the printedwiring board 5. The solder resistlayer 30 is formed in a layer shape extending in the X direction and the Y direction. The solder resistlayer 30 is a protective film which covers a circuit pattern including thewiring 60 which will be described later. The solder resistlayer 30 is formed of, for example, an insulating material in which an epoxy resin and an inorganic powder are mixed, and has an insulating property. The solder resistlayer 30 overlaps the second insulatingbase 20 in the Z direction. The solder resistlayer 30 is located closer to the outside of the printedwiring board 5 in the Z direction than the second insulatingbase 20 is. The solder resistlayer 30 includes afirst surface 30 a which is exposed to the outside of the printedwiring board 5 and asecond surface 30 b which is located on a side opposite to thefirst surface 30 a and faces thewiring 60 and the second insulatingbase 20. From another point of view, the second insulatingbase 20 is an example of the “first insulator,” and the solder resistlayer 30 is an example of the “second insulator”. - The solder resist
layer 30 includes afirst portion 31 which overlaps thewiring 60 in the Z direction, asecond portion 32 which is adjacent to thewiring 60 in the Y direction, and athird portion 33 which is adjacent to thewiring 60 from a side opposite to thesecond portion 32. Thesecond portion 32 and thethird portion 33 are in contact with the second insulatingbase 20. - The ground layer (a ground pattern) 40 is a conductor pattern provided between the first insulating
base 10 and the second insulatingbase 20. Theground layer 40 serves as a voltage reference for the printedwiring board 5 and forms a return path through which a return current of a current (e.g., an electric signal), which passes through thewiring 60 described later, flows. Theground layer 40 extends in the X direction and the Y direction. In the embodiment, theground layer 40 is a planar pattern which extends in the X direction and the Y direction. A width of theground layer 40 in the Y direction is larger than a width of thewiring 60 in the Y direction. Theground layer 40 overlaps thewiring 60 in the Z direction. - In the embodiment, the
ground layer 40 includes amain body 41 and asurface layer 42. Themain body 41 is located between the first insulatingbase 10 and the second insulatingbase 20. Themain body 41 extends in the X direction along thefirst surface 10 a of the first insulatingbase 10. In the embodiment, themain body 41 is formed in a layer shape extending in the X direction and the Y direction. A width W1 of themain body 41 in the Y direction is larger than a thickness T1 of themain body 41 in the Z direction. The thickness T1 of themain body 41 in the Z direction is, for example, 10 to 50 μm. Themain body 41 is formed of a first conductive material M1. The first conductive material M1 is, for example, a metal material. The first conductive material M1 is, for example, copper. Themain body 41 is an example of a “first conductor”. - The
surface layer 42 is formed of a second conductive material M2 different from the first conductive material M1. The second conductive material M2 is a conductive material having a lower electrical resistivity than that of the first conductive material M1. The second conductive material M2 is, for example, a metal material. The second conductive material M2 is, for example, silver. Thesurface layer 42 is an example of a “second conductor”. In the embodiment, thesurface layer 42 includes afirst portion 42 a, asecond portion 42 b, athird portion 42 c, and afourth portion 42 d. - The
first portion 42 a is located between the first insulatingbase 10 and themain body 41. Thefirst portion 42 a is in contact with themain body 41 in the Z direction and extends in the X direction along themain body 41. In the embodiment, thefirst portion 42 a is formed in a layer shape extending in the X direction and the Y direction. - The
second portion 42 b is located between the second insulatingbase 20 and themain body 41. That is, thesecond portion 42 b overlaps themain body 41 from a side opposite to thefirst portion 42 a in the Z direction. Thesecond portion 42 b is in contact with themain body 41 in the Z direction and extends in the X direction along themain body 41. In the embodiment, thesecond portion 42 b is formed in a layer shape extending in the X direction and the Y direction. - The
third portion 42 c is located between thesecond portion 22 of the second insulatingbase 20 and themain body 41 in the Y direction. Thethird portion 42 c is in contact with themain body 41 in the Y direction and extends in the X direction along themain body 41. In other words, thethird portion 42 c is in contact with themain body 41 from a direction different from directions in which thefirst portion 42 a and thesecond portion 42 b are in contact with themain body 41, respectively. Thethird portion 42 c also extends in the Z direction and connects thefirst portion 42 a and thesecond portion 42 b. In the embodiment, thethird portion 42 c is formed in a layer shape extending in the X direction and the Z direction. - The
fourth portion 42 d is located between thethird portion 23 of the second insulatingbase 20 and themain body 41 in the Y direction. That is, thefourth portion 42 d overlaps themain body 41 from a side opposite to thethird portion 42 c in the Y direction. Thefourth portion 42 d is in contact with themain body 41 in the Y direction and extends in the X direction along themain body 41. In other words, thefourth portion 42 d is in contact with themain body 41 from a direction different from directions in whichfirst portion 42 a and thesecond portion 42 b are in contact with themain body 41, respectively. Thefourth portion 42 d also extends in the Z direction and connects thefirst portion 42 a and thesecond portion 42 b. In the embodiment, thefourth portion 42 d is formed in a layer shape extending in the X direction and the Z direction. - In the embodiment, the
first portion 42 a, thesecond portion 42 b, thethird portion 42 c, and thefourth portion 42 d described above are connected to each other. Thus, thesurface layer 42 is formed in an annular shape which surrounds themain body 41 in a cross section in the Y direction and the Z direction (that is, a cross section shown inFIG. 3 ). Here, the “annular shape” in the embodiment may be an incomplete annular shape which includes a divided part due to manufacturing thereof, for example. Further, the “annular shape” is not limited to a circular ring shape, and includes a rectangular ring shape. These definitions are the same below. - In the embodiment, each of a thickness T2 a of the
first portion 42 a in the Z direction, a thickness T2 b of thesecond portion 42 b in the Z direction, a thickness T2 c of thethird portion 42 c in the Y direction, and a thickness T2 d of thefourth portion 42 d in the Y direction is, for example, 0.5 μm. That is, each of the thickness T2 a of thefirst portion 42 a in the Z direction, the thickness T2 b of thesecond portion 42 b in the Z direction, the thickness T2 c of thethird portion 42 c in the Y direction, and the thickness T2 d of thefourth portion 42 d in the Y direction is thinner than the thickness T1 of themain body 41 in the Z direction. In the embodiment, a sum of the thickness T2 a of thefirst portion 42 a in the Z direction and the thickness T2 b of thesecond portion 42 b in the Z direction is thinner than the thickness T1 of themain body 41 in the Z direction. -
FIG. 4 is a cross-sectional view taken along line F4-F4 of the printedwiring board 5 shown inFIG. 2 . - As shown in
FIG. 4 , thesurface layer 42 is provided over the entire length of themain body 41 or in a part of the entire length of themain body 41. For example, thesurface layer 42 covers themain body 41 in an annular shape over the entire length of themain body 41 or in a part of the entire length of themain body 41. - Returning to
FIG. 3 , theorganic coating 50 will be described. Theorganic coating 50 is formed in an annular shape which covers thesurface layer 42 of theground layer 40 from the outer peripheral side in a cross section in the Y direction and the Z direction (that is, a cross section shown inFIG. 3 ). Theorganic coating 50 includes afirst portion 50 a, asecond portion 50 b, athird portion 50 c, and afourth portion 50 d. - The
first portion 50 a is provided between thefirst portion 42 a of thesurface layer 42 and the first insulatingbase 10 and covers thefirst portion 42 a of thesurface layer 42. Thesecond portion 50 b is provided between thesecond portion 42 b of thesurface layer 42 and thefirst portion 21 of the second insulatingbase 20 and covers thesecond portion 42 b of thesurface layer 42. Thethird portion 50 c is provided between thethird portion 42 c of thesurface layer 42 and thesecond portion 22 of the second insulatingbase 20 and covers thethird portion 42 c of thesurface layer 42. Thefourth portion 50 d is provided between thefourth portion 42 d of thesurface layer 42 and thethird portion 23 of the second insulatingbase 20 and covers thefourth portion 42 d of thesurface layer 42. - In the embodiment, there is a gap Sa between the
first portion 50 a and thethird portion 50 c in the Y direction. Thefirst portion 50 a and thethird portion 50 c are separated by the gap Sa. The gap Sa is located between thethird portion 42 c of thesurface layer 42 and the first insulatingbase 10 in the Z direction. A width of the gap Sa in the Y direction is substantially the same as, for example, the thickness T2 c of thethird portion 42 c of thesurface layer 42 in the Y direction. - Similarly, there is a gap Sb between the
first portion 50 a and thefourth portion 50 d in the Y direction. Thefirst portion 50 a and thefourth portion 50 d are separated by the gap Sb. The gap Sb is located between thefourth portion 42 d of thesurface layer 42 and the first insulatingbase 10 in the Z direction. A width of the gap Sb in the Y direction is substantially the same as, for example, the thickness T2 d of thefourth portion 42 d of thesurface layer 42 in the Y direction. - The
organic coating 50 is a functional layer which curbs ion migration of the second conductive material M2 (for example, silver). Theorganic coating 50 is formed by applying, for example, a chelating agent, or a thiol agent. A thickness of theorganic coating 50 is, for example, 1 μm. These are the same for theorganic coating 70 which will be described later. - The
wiring 60 is a wiring pattern provided in the printedwiring board 5. Thewiring 60 is provided between the second insulatingbase 20 and the solder resistlayer 30. At least a part of thewiring 60 extends in the X direction. In the embodiment, thewiring 60 is a signal line through which an electrical signal flows. As described above, thewiring 60 forms, for example, a wiring between thememory controller 100 and theexternal connection terminal 200, between thememory controller 100 and theNAND device 300, or between thememory controller 100 and theDRAM 400. - In the embodiment, a high-speed signal of 15 GHz or more flows through the
wiring 60. For example, a signal of 32 GT/s (16 GHz) or 64 GT/s (32 GHz) corresponding to a fifth or sixth generation of peripheral component interconnect-express (PCIe) (registered trademark) flows through thewiring 60. Note that the signal flowing through thewiring 60 is not limited to the above example. - In the embodiment, the
wiring 60 includes amain body 61 and asurface layer 62. Thesurface layer 62 includes afirst portion 62 a, asecond portion 62 b, athird portion 62 c, and afourth portion 62 d. A configuration of thewiring 60 is the same as the configuration of theground layer 40. Therefore, for a detailed description of thewiring 60, in the above description of theground layer 40, “themain body 41,” “thesurface layer 42,” “thefirst portion 42 a,” “thesecond portion 42 b,” “thethird portion 42 c,” “thefourth portion 42 d,” “the first insulatingbase 10,” “the second insulatingbase 20,” “thefirst portion 21,” “thesecond portion 22,” and “thethird portion 23” are respectively replaced with “themain body 61,” “thesurface layer 62,” “thefirst portion 62 a,” “thesecond portion 62 b,” “thethird portion 62 c,” “thefourth portion 62 d,” “the second insulatingbase 20,” “the solder resistlayer 30,” “thefirst portion 31,” “thesecond portion 32,” and “thethird portion 33”. Themain body 61 is another example of the “first conductor”. Thesurface layer 62 is another example of the “second conductor”. Table 1 shows the correspondence between constituents used in the explanation of the ground layer 40 (constituents before replacement) and constituents used in the explanation of the wiring 60 (constituents after replacement). -
TABLE 1 Constituent before replacement Constituent after replacement Main body 41 Main body 61Surface layer 42Surface layer 62First portion 42aFirst portion 62aSecond portion 42bSecond portion 62bThird portion 42cThird portion 62cFourth portion 42dFourth portion 62dFirst insulating base 10Second insulating base 20Second insulating base 20Solder resist layer 30First portion 21First portion 31Second portion 22Second portion 32Third portion 23Third portion 33 - In the embodiment, a thickness T3 of the
main body 61 in the Z direction is, for example, 10 to 50 μm. Each of a thickness T4 a of thefirst portion 62 a of thesurface layer 62 in the Z direction, a thickness T4 b of thesecond portion 62 b of thesurface layer 62 in the Z direction, a thickness T4 c of thethird portion 62 c of thesurface layer 62 in the Y direction, and a thickness T4 d of thefourth portion 62 d of thesurface layer 62 in the Y direction is, for example, 0.5 μm. That is, each of the thickness T4 a of thefirst portion 62 a in the Z direction, the thickness T4 b of thesecond portion 62 b in the Z direction, the thickness T4 c of thethird portion 62 c in the Y direction, and the thickness T4 d of thefourth portion 62 d in the Y direction is thinner than the thickness T3 of themain body 61 in the Z direction. In the embodiment, a sum of the thickness T4 a of thefirst portion 62 a in the Z direction and the thickness T4 b of thesecond portion 62 b in the Z direction is thinner than the thickness T3 of themain body 61 in the Z direction. - The
organic coating 70 is formed in an annular shape which covers thesurface layer 62 of thewiring 60 from the outer peripheral side in a cross section in the Y direction and the Z direction (that is, the cross section shown inFIG. 3 ). Theorganic coating 70 includes afirst portion 70 a, asecond portion 70 b, athird portion 70 c, and afourth portion 70 d. - The
first portion 70 a is provided between thefirst portion 62 a of thesurface layer 62 and the second insulatingbase 20, and covers thefirst portion 62 a of thesurface layer 62. Thesecond portion 70 b is provided between thesecond portion 62 b of thesurface layer 62 and thefirst portion 31 of the solder resistlayer 30, and covers thesecond portion 62 b of thesurface layer 62. Thethird portion 70 c is provided between thethird portion 62 c of thesurface layer 62 and thesecond portion 32 of the solder resistlayer 30, and covers thethird portion 62 c of thesurface layer 62. Thefourth portion 70 d is provided between thefourth portion 62 d of thesurface layer 62 and thethird portion 33 of the solder resistlayer 30, and covers thefourth portion 62 d of thesurface layer 62. - In the embodiment, there is a gap Sc between the
first portion 70 a and thethird portion 70 c in the Y direction. Thefirst portion 70 a and thethird portion 70 c are separated by the gap Sc. The gap Sc is located between thethird portion 62 c of thesurface layer 62 and the second insulatingbase 20 in the Z direction. A width of the gap Sc in the Y direction is substantially the same as, for example, the thickness of thethird portion 62 c of thesurface layer 62 in the Y direction. - Similarly, there is a gap Sd between the
first portion 70 a and thefourth portion 70 d in the Y direction. Thefirst portion 70 a and thefourth portion 70 d are separated by the gap Sd. The gap Sd is located between thefourth portion 62 d of thesurface layer 62 and the second insulatingbase 20 in the Z direction. A width of the gap Sd in the Y direction is substantially the same as, for example, the thickness of thefourth portion 62 d of thesurface layer 62 in the Y direction. - Next, the
pad 80 will be described. Thepad 80 is a portion wider in the Y direction than the wiring 60 (refer toFIG. 2 ). As shown inFIG. 4 , thepad 80 is provided on thefirst surface 20 a of the second insulatingbase 20. A peripheral edge portion of thepad 80 is covered with the solder resistlayer 30. A part of thesecond portion 70 b of theorganic coating 70 provided on thepad 80 is exposed to the outside of the printedwiring board 5 through an opening O provided in the solder resistlayer 30. In the embodiment, both themain body 61 and thesurface layer 62 of thewiring 60 are connected to thepad 80. - The
pad 80 includes the same configuration as thewiring 60, for example. That is, thepad 80 includes amain body 81 and asurface layer 82. Themain body 81 is formed integrally with themain body 61 of thewiring 60, and is continuous with themain body 61 of thewiring 60. Themain body 81 overlaps a connection terminal S of an electronic component EC, which will be described later, in the Z direction. In the embodiment, themain body 81 has a circular shape when seen in the Z direction. Note that themain body 81 may have a rectangular shape or other shapes. - The
surface layer 82 of thepad 80 is provided integrally with thesurface layer 62 of thewiring 60 and is continuous with thesurface layer 62 of thewiring 60. Thesurface layer 82 includes afirst portion 82 a, asecond portion 82 b, athird portion 82 c (refer toFIG. 2 ), afourth portion 82 d (refer toFIG. 2 ), and afifth portion 82 e. - The
first portion 82 a is located between the second insulatingbase 20 and themain body 81. Thesecond portion 82 b overlaps themain body 81 from a side opposite to thefirst portion 82 a in the Z direction. At least a part of thesecond portion 82 b faces the opening o in the Z direction via thesecond portion 70 b of theorganic coating 70. At least a part of thesecond portion 82 b is located between the connection terminal S of the electronic component EC and themain body 81 when the electronic component EC is mounted. The connection terminal S of the electronic component EC is connected to at least a part of thesecond portion 82 b. - The
third portion 82 c is adjacent to themain body 81 in the Y direction and is provided along a side surface of the main body 81 (refer toFIG. 2 ). In the embodiment, thethird portion 82 c has an arc shape when seen in the Z direction along a peripheral surface of themain body 81. Thefourth portion 82 d is adjacent to themain body 81 in the Y direction from a side opposite to thethird portion 82 c, and is provided along the side surface of the main body 81 (refer toFIG. 2 ). In the embodiment, thefourth portion 82 d has an arc shape when seen in the Z direction along the peripheral surface of themain body 81. Thefifth portion 82 e is adjacent to themain body 81 in the X direction from a side opposite to thewiring 60, and is provided along the side surface of the main body 81 (refer toFIG. 2 ). Thefifth portion 82 e is a region of thesurface layer 82 which overlaps thewiring 60 when seen in the X direction. Thefifth portion 82 e is provided between thethird portion 82 c and thefourth portion 82 d. In the embodiment, thefifth portion 82 e has an arc shape when seen in the Z direction along the peripheral surface of themain body 81. - As shown in
FIG. 4 , a part of thefirst portion 70 a of theorganic coating 70 is provided between thefirst portion 82 a of thesurface layer 82 and the second insulatingbase 20, and covers thefirst portion 82 a of thesurface layer 82. A part of thesecond portion 70 b of theorganic coating 70 is provided between thesecond portion 82 b of thesurface layer 82 and thefirst portion 31 of the solder resistlayer 30, and between thesecond portion 82 b of thesurface layer 82 and the opening O, and covers thesecond portion 82 b of thesurface layer 82. A part of theorganic coating 70 is provided between thefifth portion 82 e of thesurface layer 82 and the solder resistlayer 30, and covers thefifth portion 82 e of thesurface layer 82. Although not shown in detail, a part of thethird portion 70 c of theorganic coating 70 is provided between thethird portion 82 c of thesurface layer 82 and thesecond portion 32 of the solder resistlayer 30, and covers thethird portion 82 c of thesurface layer 82. A part of thefourth portion 70 d of theorganic coating 70 is provided between thefourth portion 82 d of thesurface layer 82 and thethird portion 33 of the solder resistlayer 30, and covers thefourth portion 82 d of thesurface layer 82. - The electronic component EC is, for example, an electronic component having a ball grid array (BGA) package. In the embodiment, the electronic component EC is any one of the above-described
memory controller 100, an interface component including theexternal connection terminal 200, theNAND device 300, or theDRAM 400. The connection terminal S is, for example, a solder connection portion (a solder ball) of the BGA package. - In the embodiment, a surface of the
pad 80 is coated with flux F for enhancing connectivity between the connection terminal S of the electronic component EC and thepad 80. The connection terminal S of the electronic component EC is connected to the surface of thepad 80 via the flux F. Note that the flux F is not essential and may be omitted. - For other descriptions of the
pad 80, in the above description of theground layer 40, “themain body 41,” “thesurface layer 42,” “thefirst portion 42 a,” “thesecond portion 42 b,” “thethird portion 42 c,” “thefourth portion 42 d,” “the first insulatingbase 10,” “the second insulatingbase 20,” “thefirst portion 21,” “thesecond portion 22,” and “thethird portion 23” are respectively replaced with “themain body 81,” “thesurface layer 82,” “thefirst portion 82 a,” “thesecond portion 82 b,” “thethird portion 82 c,” “thefourth portion 82 d,” “the second insulatingbase 20,” “the solder resistlayer 30,” “thefirst portion 31,” “thesecond portion 32,” and “thethird portion 33”. Table 2 shows the correspondence between constituents used in the explanation of the ground layer 40 (constituents before replacement) and constituents used in the explanation of the pad 80 (constituents after replacement). -
TABLE 2 Constituent before replacement Constituent after replacement Main body 41 Main body 81Surface layer 42Surface layer 82First portion 42aFirst portion 82aSecond portion 42bSecond portion 82bThird portion 42cThird portion 82cFourth portion 42dFourth portion 82dFirst insulating base 10Second insulating base 20Second insulating base 20Solder resist layer 30First portion 21First portion 31Second portion 22Second portion 32Third portion 23Third portion 33 -
FIGS. 5 and 6 are views showing an example of a method for manufacturing the printedwiring board 5. First, as shown in (a) inFIG. 5 , a metal foil 45 (for example, a silver foil) containing the second conductive material M2 is prepared. A material of theorganic coating 50 is applied to one surface (a lower surface inFIG. 5 ) of themetal foil 45 to form a layeredorganic coating portion 51. Theorganic coating portion 51 is provided on, for example, the entire one surface of themetal foil 45. - Next, as shown in (b) in
FIG. 5 , themetal foil 45 with theorganic coating portion 51 provided on the one surface is attached to thefirst surface 10 a of the first insulatingbase 10. Themetal foil 45 is attached to the first insulatingbase 10 by, for example, pressure welding, but other methods may be used. Thus, a secondconductive layer 46 is formed on the first insulatingbase 10. The secondconductive layer 46 is a planar layer which extends in the X direction and the Y direction. Here, “a component (e.g., a component B) is formed (or provided) on another component (e.g., a component A)” may include a case in which another layer is interposed between the component A and the component B, in addition to a case in which a surface of the component A and a surface of the component B are formed to be in contact with each other. This definition is the same below. For example, “the secondconductive layer 46 is formed on the first insulatingbase 10” includes a case in which another layer is interposed between the first insulatingbase 10 and the secondconductive layer 46, in addition to a case in which a surface of the first insulatingbase 10 and the secondconductive layer 46 are formed to be in contact with each other. In the embodiment, theorganic coating portion 51 is interposed between the first insulatingbase 10 and the secondconductive layer 46. - Next, as shown in (c) in
FIG. 5 , a firstconductive layer 47 containing the first conductive material M1 is formed on a surface of the secondconductive layer 46. For example, the firstconductive layer 47 is formed by performing a first plating treatment on the surface of the secondconductive layer 46 using the first conductive material M1. The first plating treatment may be electrolytic plating or electroless plating, and in the case of the electrolytic plating, a relatively thick firstconductive layer 47 can be preferably formed. The firstconductive layer 47 is a planar layer which extends in the X direction and the Y direction. - Next, as shown in (d) in
FIG. 5 , pattern processing is performed on the firstconductive layer 47, the secondconductive layer 46, and theorganic coating portion 51. That is, unnecessary portions of the firstconductive layer 47, the secondconductive layer 46, and theorganic coating portion 51 are removed by etching the unnecessary portions of the firstconductive layer 47, the secondconductive layer 46, and theorganic coating portion 51. Thus, themain body 41 of theground layer 40 is formed of the firstconductive layer 47, thefirst portion 42 a of thesurface layer 42 of theground layer 40 is formed of the secondconductive layer 46, and thefirst portion 50 a of theorganic coating 50 is formed of theorganic coating portion 51. In the description of the embodiment, the firstconductive layer 47 after the pattern processing is performed (that is, themain body 41 of the ground layer 40) may be referred to as a “first conductive layer” as well as the firstconductive layer 47 before the pattern processing is performed. - Next, as shown in (e) in
FIG. 6 , a thirdconductive layer 48 containing the second conductive material M2 is formed on a surface of themain body 41 of the ground layer 40 (that is, the firstconductive layer 47 subjected to the pattern processing). The thirdconductive layer 48 is formed by performing a second plating treatment using the second conductive material M2 on the surface of themain body 41 of theground layer 40. The second plating treatment is, for example, electroless plating. - More specifically, the first
conductive layer 47 subjected to the pattern processing has afirst surface 47 b which is directed to a side opposite to the secondconductive layer 46 in the Z direction, asecond surface 47 c which is directed in a direction different from thefirst surface 47 b, and athird surface 47 d which is directed to a side opposite to thesecond surface 47 c in the Y direction. The thirdconductive layer 48 is formed to be in contact with thefirst surface 47 b, thesecond surface 47 c, and thethird surface 47 d of the firstconductive layer 47. That is, the thirdconductive layer 48 is formed such that it surrounds themain body 41 of theground layer 40 in three directions. The thirdconductive layer 48 includes thesecond portion 42 b, thethird portion 42 c, and thefourth portion 42 d of thesurface layer 42 of theground layer 40 described above. Since the thirdconductive layer 48 is formed, thesurface layer 42 which surrounds themain body 41 of theground layer 40 in an annular shape is formed by the thirdconductive layer 48 and the secondconductive layer 46 subjected to the pattern processing. Thus, theground layer 40 is formed. - Next, as shown in (f) in
FIG. 6 , a material of theorganic coating 50 is applied to an upper surface and left and right side surfaces of theground layer 40. Thus, anorganic coating portion 52 which surrounds theground layer 40 in three directions is formed. Theorganic coating portion 52 includes thesecond portion 50 b, thethird portion 50 c, and thefourth portion 50 d of theorganic coating 50 described above. Since theorganic coating portion 52 is formed, theorganic coating 50 which surrounds thesurface layer 42 in an annular shape from the outer peripheral side is formed by theorganic coating portion 52 and the above-describedorganic coating portion 51. - Next, as shown in (g) in
FIG. 6 , the second insulatingbase 20 is stacked on the first insulatingbase 10 and theground layer 40. That is, the second insulatingbase 20 which covers the firstconductive layer 47, the secondconductive layer 46, and the thirdconductive layer 48 described above from a side opposite to the first insulatingbase 10 in the Z direction is provided. - Next, as shown in (h) in
FIG. 6 , thewiring 60 and theorganic coating 70 are formed on thefirst surface 20 a of the second insulatingbase 20. Details of a manufacturing method of thewiring 60 and theorganic coating 70 are the same as the details of the manufacturing method of theground layer 40 and the organic coating 50 (described with reference to (a) to (d) inFIG. 5 and (e) to (g) inFIG. 6 ), respectively. Further, in the embodiment, thepad 80 is formed in the same processing as that of thewiring 60. - Regarding the
wiring 60 and thepad 80, the patterned firstconductive layer 47 forms themain body 61 of thewiring 60 and themain body 81 of thepad 80. On the firstconductive layer 47 subjected to the pattern processing, afourth surface 47 e (refer toFIG. 4 ) which is in contact with thefifth portion 82 e of thesurface layer 82 of thepad 80 is formed in a subsequent process in addition to thefirst surface 47 b which is directed to a side opposite to the secondconductive layer 46 in the 7 direction, thesecond surface 47 c which is directed in a direction different from thefirst surface 47 b, and thethird surface 47 d which is directed to a side opposite to thesecond surface 47 c in the Y direction. Then, the thirdconductive layer 48 is formed to be in contact with thefirst surface 47 b, thesecond surface 47 c, thethird surface 47 d, and thefourth surface 47 e of the firstconductive layer 47. - Finally, the solder resist
layer 30 is provided on the second insulatingbase 20 and thewiring 60, and the opening O is formed so that thepad 80 is exposed to the outside of the printedwiring board 5. Thus, the manufacturing or the printedwiring board 5 is completed. - When a high-speed signal flows through the
wiring 60, a skin effect in which a current concentratedly flows near the surface of thewiring 60 may increase. In the embodiment, at least some of the current flowing near the surface of thewiring 60 due to the skin effect can flow through thesurface layer 62 of thewiring 60 formed of the second conductive material M2 having a lower electrical resistivity than that of the first conductive material M1. -
FIG. 7 is a view showing an example of a skin depth of the printedwiring board 5.FIG. 7 shows, for example, a skin depth for a PCIe fifth generation (16 GHz) or sixth generation (32 GHz) signal. The skin depth d [μm] inFIG. 7 is obtained by the followingEquation 1 wherein an electrical resistivity is ρ [Ω·m], an angular frequency (2 πf) is ω [Hz], and a magnetic permeability is μ [H/m]. -
- As shown in
FIG. 7 , in a case where silver is used as the wiring material, it can be seen that the skin depth d for a signal of 16 GHz is about 0.5 μm, and the skin depth d for a signal of 32 GHz is about 0.35 μm. That is, in a case where thesurface layer 62 having a thickness of about 0.5 μm or about 0.35 μm is provided, most of the current concentrated near the surface of thewiring 60 due to the skin effect can flow through thesurface layer 62. - When a signal speed is further increased, an influence of the skin effect may become even greater. Therefore, in the embodiment, the
wiring 60 of the printedwiring board 5 includes themain body 61 containing the first conductive material M1 and thesurface layer 62 containing the second conductive material M2 having a smaller electrical resistivity than that of the first conductive material M1. Themain body 61 is located between the second insulatingbase 20 and the solder resistlayer 30. Thesurface layer 62 includes thefirst portion 62 a located between the second insulatingbase 20 and themain body 61. With such a configuration, at least some of the current flowing near the surface of thewiring 60 due to the skin effect can flow through thesurface layer 62 formed of the second conductive material M2 having the small electrical resistivity. Thus, the transmission characteristics can be improved. For example, a transmission speed can be increased and/or transmission loss can be reduced. - Here, it is also conceivable that the entire wiring is formed of the second conductive material M2 having the small electrical resistivity. However, the second conductive material M2 (for example, silver) having the relatively small electrical resistivity is often more expensive than the first conductive material M1 (for example, copper) having a relatively large electrical resistivity. Therefore, if the entire wiring is formed of the second conductive material M2, the manufacturing cost of the printed wiring board becomes high. On the other hand, in the embodiment, the
main body 61 of thewiring 60 is formed of the first conductive material M1, and thesurface layer 62 of thewiring 60 on which the current is concentrated due to the skin effect is formed of the second conductive material M2. With such a configuration, it is possible to improve the transmission characteristics of the printedwiring board 5 while an increase in the manufacturing cost of the printedwiring board 5 is curbed. - In the embodiment, the thickness T4 a of the
first portion 62 a of thesurface layer 62 of thewiring 60 in the Z direction is thinner than the thickness T3 of themain body 61 of thewiring 60 in the Z direction. With such a configuration, an amount of the second conductive material M2 used can be reduced, and the increase in the manufacturing cost of the printedwiring board 5 can be further curbed. Further, in the embodiment, a sum of the thickness T4 a of thefirst portion 62 a of thesurface layer 62 in the Z direction and the thickness T4 b of thesecond portion 62 b of thesurface layer 62 in the Z direction is thinner than the thickness T3 of themain body 61 of thewiring 60 in the Z direction. With such a configuration, the amount of the second conductive material M2 used can be further reduced. - In the embodiment, a high-speed signal having a frequency of 15 GHz or higher flows through the
wiring 60. Each of the thicknesses T2 a, T2 b, T2 c, and T2 d of thesurface layer 62 of thewiring 60 is, for example, 0.5 μm or less. With such a configuration, most of the current flowing through thewiring 60 can flow through thesurface layer 62 of thewiring 60. Thus, the transmission characteristics can be further improved. Further, when each of the thicknesses T2 a, T2 b, T2 c, and T2 d of thesurface layer 62 of thewiring 60 is about 0.5 μm, the manufacturing can be relatively easily performed even by electroless plating. - In the embodiment, the
surface layer 62 of thewiring 60 includes the second portion 62 h located between the solder resistlayer 30 and themain body 61 of thewiring 60. With such a configuration, more current can flow through thesurface layer 62. Thus, the transmission characteristics can be further improved. - In the embodiment, the
ground layer 40 which serves as a reference and through which a return current flows also includes themain body 41 formed of the first conductive material M1 and thesurface layer 42 formed of the second conductive material M2 having the relatively small electrical resistivity. With such a configuration, the return current also easily flows, and the transmission characteristics of the printedwiring board 5 can be further improved. - Here, the second conductive material M2 (for example, silver) may be more susceptible to ion migration (a phenomenon in which a conductive material is ionized and enters the insulating material) and/or corrosion as compared with the first conductive material M1 (for example, copper). However, in the embodiment, a part of the
organic coating 70 is provided between thesurface layer 62 of thewiring 60 and the second insulatingbase 20. Therefore, even when thesurface layer 62 of thewiring 60 is formed of the second conductive material M2, the ion migration and/or the corrosion caused by the characteristics of the second conductive material M2 can be curbed. Thus, long-term reliability of the printedwiring board 5 can be improved. - In a case where the surface of the
pad 80 is formed of the second conductive material M2 (for example, silver), bondability between the connection terminal S of the electronic component EC and thepad 80 can be improved when compared with a case in which the surface of thepad 80 is formed of the first conductive material M1 (for example, copper). Therefore, in a case where the surface of thepad 80 is formed of the second conductive material M2 (for example, silver), the flux F may be omitted or a roughening treatment of the surface of thepad 80 may be omitted. Thus, the manufacturing cost of the printedwiring board 5 can be reduced. - Next, a modification example of the first embodiment will be described. This modification example may be implemented in combination with any one of second to fourth embodiments which will be described later.
-
FIG. 8 is a cross-sectional view showing a printedwiring board 5M of a modification example of the first embodiment. - The printed
wiring board 5M does not have the gaps Sa and Sb of theorganic coating 50 and the gaps Sc and Sd of theorganic coating 70 described above. That is, thefirst portion 50 a of theorganic coating 50 is connected to each of thethird portion 50 c and thefourth portion 50 d of theorganic coating 50. Similarly, thefirst portion 70 a of theorganic coating 70 is connected to each of thethird portion 70 c and thefourth portion 70 d of theorganic coating 70. -
FIGS. 9 and 10 are views showing a method for manufacturing the printedwiring board 5M according to the modification example. The manufacturing method according to the modification example is different from the above-described manufacturing method according to the first embodiment in that a semi-additive method such as flash etching or quick etching is used with the metal foil 45 (for example, a silver foil) containing the second conductive material M2 as a seed layer. - In the manufacturing method according to the modification example, as shown in (a) in
FIG. 9 , an intermediate structure M in which the secondconductive layer 46 is provided on the first insulatingbase 10 is formed. The intermediate structure M can be manufactured in the same processes as those in the printedwiring board 5 of the first embodiment described with reference to (a) and (b) inFIG. 5 . Similar to the first embodiment, the intermediate structure M includes theorganic coating portion 51 interposed between the first insulatingbase 10 and the secondconductive layer 46. - Next, as shown in (b) in
FIG. 9 , a mask MK is provided on the secondconductive layer 46. The mask MK is provided on regions of the surface of the secondconductive layer 46 where themain body 41 of theground layer 40 is not to be formed. - Next, as shown in (c) in
FIG. 9 , the firstconductive layer 47 containing the first conductive material M1 is formed on regions where the mask MK is not provided. The firstconductive layer 47 of the modification example is a conductive layer which becomes themain body 41 of theground layer 40 without performing the pattern processing. The first conductive layer 47 (that is, themain body 41 of the ground layer 40) is formed by performing a first plating treatment using the first conductive material M1. The first plating treatment may be electrolytic plating or electroless plating. In the case of the electrolytic plating, the relatively thickmain body 41 can be preferably formed. - Next, as shown in (d) in
FIG. 9 , the mask MK is removed. As a result, thefirst surface 47 b, thesecond surface 47 c, and thethird surface 47 d of the firstconductive layer 47 are exposed to the outside. Thefirst surface 47 b is a surface which is directed to a side opposite to the secondconductive layer 46 in the Z direction. Thesecond surface 47 c is a surface which is directed in a direction different from that of thefirst surface 47 b. Thethird surface 47 d is a surface which is directed to a side opposite to thesecond surface 47 c in the Y direction. - Next, as shown in (e) in
FIG. 10 , the thirdconductive layer 48 containing the second conductive material M2 is formed on the surface of the first conductive layer 47 (that is, themain body 41 of the ground layer 40) and on the surface of the region of the secondconductive layer 46 which is not covered by the firstconductive layer 47. The thirdconductive layer 48 is formed by performing a second plating treatment using the second conductive material M2. The second plating treatment is, for example, electroless plating. The thirdconductive layer 48 is formed to be in contact with thefirst surface 47 b, thesecond surface 47 c, and thethird surface 47 d of the firstconductive layer 47, and the surface of the region of the secondconductive layer 46 which is not covered by the firstconductive layer 47. In this process, a thickness of the thirdconductive layer 48 is larger than the thickness of thesurface layer 42 of theground layer 40 of a finished product (i.e., finished printedwiring board 5M). - Next, as shown in (f) in
FIG. 10 , an unnecessary portion of the secondconductive layer 46, an unnecessary portion of the thirdconductive layer 48, and an unnecessary portion of theorganic coating portion 51 are removed by a semi-additive method such as flash etching or quick etching. Specifically, a portion of the secondconductive layer 46 which is not covered by the firstconductive layer 47 or the third conductive layer 48 (the unnecessary portion of the second conductive layer 46), a portion of the thirdconductive layer 48 provided on a surface of the unnecessary portion of the second conductive layer 46 (the unnecessary portion of the third conductive layer 48), and a portion of theorganic coating portion 51 located between the unnecessary portion of the secondconductive layer 46 and the first insulating base 10 (the unnecessary portion of the organic coating portion 51) are removed. In this process, a thickness of portions of the thirdconductive layer 48 provided on the surfaces of thefirst surface 47 b, thesecond surface 47 c, and thethird surface 47 d of the firstconductive layer 47 becomes thin. When this etching process is completed, thesurface layer 42 which surrounds themain body 41 of theground layer 40 in an annular shape is formed by the thirdconductive layer 48 and the secondconductive layer 46. Thus, theground layer 40 is formed, and thefirst portion 50 a of theorganic coating 50 is formed. The term “flash etching (or the quick etching)” as used in explaining the embodiment means that when the semi-additive method is used, a thin metal seed layer provided for pattern plating is wholly removed by etching. - Next, as shown in (g) in
FIG. 10 , the material of theorganic coating 50 is applied to the upper surface (thefirst surface 47 b of the first conductive layer 47) and the left and right side surfaces (thesecond surface 47 c and thethird surface 47 d of the first conductive layer 47) of theground layer 40. Thus, theorganic coating portion 52 which surrounds theground layer 40 in three directions is formed. Theorganic coating portion 52 includes thesecond portion 50 b, thethird portion 50 c, and thefourth portion 50 d of theorganic coating 50 described above. When theorganic coating portion 52 is formed, theorganic coating 50 which surrounds thesurface layer 42 in an annular shape from the outer peripheral side is formed by theorganic coating portion 52 and the above-describedorganic coating portion 51. As described above, in the modification example, thefirst portion 50 a of theorganic coating 50 is connected to each of thethird portion 50 c and thefourth portion 50 d of theorganic coating 50. - After that, the second insulating
base 20 is stacked on the first insulatingbase 10 and theground layer 40, as in the printedwiring board 5 of the first embodiment. Further, thewiring 60 and theorganic coating 70 are manufactured by the same method as the manufacturing method of theground layer 40 and theorganic coating 50 of the modification example. Finally, the solder resistlayer 30 is provided. - Next, a second embodiment will be described. The second embodiment is different from the first embodiment in that each of the
ground layer 40 and thewiring 60 includes a double organic coating layer. Configurations other than that described below are the same as the configurations of the first embodiment. -
FIG. 11 is a cross-sectional view showing a printedwiring board 5A of the second embodiment. In the embodiment, the printedwiring board 5A includes anorganic coating 91 and anorganic coating 92 in addition to the configurations of the printedwiring board 5 of the first embodiment. - The
organic coating 91 is formed in an annular shape which covers theorganic coating 50 from the outer peripheral side. Theorganic coating 91 is provided between theorganic coating 50 and the first insulatingbase 10, and between theorganic coating 50 and the second insulatingbase 20. - Similarly, the
organic coating 92 is formed in an annular shape which covers theorganic coating 70 from the outer peripheral side. Theorganic coating 92 is provided between theorganic coating 70 and the second insulatingbase 20, and between theorganic coating 70 and the solder resistlayer 30. - In the embodiment, the
organic coatings organic coatings organic coatings - On the other hand, the
organic coatings organic coatings bases layer 30. Theorganic coatings organic coatings organic coatings bases layer 30 than to theorganic coatings organic coatings organic coatings - With such a configuration, even when the
organic coatings ground layer 40 or thewiring 60 and the insulatingbases layer 30 can be enhanced. Thus, the long-term reliability of the printedwiring board 5A can be further improved. - Next, a third embodiment will be described. The third embodiment is different from the first embodiment in that it has a via 95 which connects the
ground layer 40 to thewiring 60. The configurations other than that described below is the same as the configurations of the first embodiment. -
FIG. 12 is a cross-sectional view showing a printedwiring board 5B according to the third embodiment.FIG. 12 shows a portion of the printedwiring board 5B. In the embodiment, the printedwiring board 5B includes the via 95 in addition to the configurations of the printedwiring board 5 of the first embodiment. In the example shown inFIG. 12 , the printed wiring board SB includes theground layer 40, thewiring 60, and the via 95 which connects theground layer 40 and thewiring 60. Note that the via 95 is not limited to a via which connects theground layer 40 and thewiring 60, and may be a via which connects a plurality ofwirings 60. In this case, the “ground layer 40,” the “main body 41,” and the “surface layer 42” in the following description are replaced with the “wiring 60,” the “main body 61,” and the “surface layer 62”, respectively. The via 95 is an example of a “conductive connector”. Note that the “conductive connector” may be a through hole or the like. - The via 95 is interposed between the
ground layer 40 and thewiring 60 in the Z direction. That is, the via 95 overlaps theground layer 40 in the Z direction and overlaps thewiring 60 in the Z direction. The via 95 is provided inside the second insulatingbase 20 and extends in the Z direction inside the second insulatingbase 20. The via 95 is formed of, for example, the first conductive material M1. - The via 95 includes, as end portions in the Z direction, a
first end portion 95 a and asecond end portion 95 b located on a side opposite to thefirst end portion 95 a. Thefirst end portion 95 a of the via 95 is in contact with thesecond portion 42 b of thesurface layer 42 of theground layer 40. Thesecond end portion 95 b of the via 95 is in contact with themain body 61 and thesurface layer 62 of thewiring 60. Thus, the via 95 electrically connects theground layer 40 and thewiring 60. - With such a configuration, since the via 95 and the
surface layer 42 of theground layer 40 are connected, a current flowing through thesurface layer 62 of thewiring 60 can be efficiently guided to thesurface layer 42 of theground layer 40. Thus, the transmission loss can be further reduced, and the transmission characteristics can be improved. - Next, a fourth embodiment will be described. The fourth embodiment is different from the third embodiment in that the via 95 includes a surface layer formed of the second conductive material M2. The configurations other than that described below is the same as the configurations of the third embodiment.
-
FIG. 13 is a cross-sectional view showing a printedwiring board 5C according to the fourth embodiment. In the embodiment, the via 95 includes amain body 96 and asurface layer 97. Themain body 96 is located between thesecond portion 42 b of thesurface layer 42 of theground layer 40 and themain body 61 of thewiring 60 in the Z direction. Themain body 96 extends in the Z direction inside the second insulatingbase 20. In the embodiment, themain body 96 is in contact with themain body 61 of thewiring 60. For example, themain body 96 has abottom surface 96 a which faces theground layer 40 and aperipheral surface 96 b which extends from a peripheral edge portion of thebottom surface 96 a toward thewiring 60. Themain body 96 is formed of the first conductive material M1. Themain body 96 is an example of the “third conductor”. - The
surface layer 97 is formed of the second conductive material M2. Thesurface layer 97 is an example of a “fourth conductor”. Thesurface layer 97 includes afirst portion 97 a and asecond portion 97 b. - The
first portion 97 a is located between thesurface layer 42 of theground layer 40 and themain body 96 of the via 95 in the Z direction. Thefirst portion 97 a extends along thebottom surface 96 a of themain body 96 of the via 95 in the X direction and the Y direction. Thefirst portion 97 a is in contact with thesurface layer 42 of theground layer 40 in the Z direction and is in contact with themain body 96 of the via 95 in the Z direction. - The
second portion 97 b extends from the peripheral edge portion of thefirst portion 97 a toward thesurface layer 62 of thewiring 60. Thesecond portion 97 b extends along theperipheral surface 96 b of themain body 96 of the via 95. Thesecond portion 97 b is located between the second insulatingbase 20 and themain body 96 of the via 95 in the X direction and the Y direction. Thesecond portion 97 b is formed in an annular shape which surrounds themain body 96 in the X direction and the Y direction. Thesecond portion 97 b is in contact with thefirst portion 62 a of thesurface layer 62 of thewiring 60. That is, thefirst portion 97 a and thesecond portion 97 b form a current path having a small electrical resistivity which connects thesurface layer 42 of theground layer 40 and thesurface layer 62 of thewiring 60. - Next, a method for manufacturing the printed
wiring board 5C according to the fourth embodiment will be described. -
FIGS. 14 and 15 are views showing an example of the method for manufacturing the printedwiring board 5C. First, an intermediate structure shown in (g) inFIG. 6 is formed by the same processes as those of the printedwiring board 5 of the first embodiment described with reference toFIGS. 5 and 6 . Then, as shown in (k) inFIG. 14 , the metal foil 65 (for example, a silver foil) containing the second conductive material M2 is prepared. The material of theorganic coating 70 is applied to one surface (the lower surface inFIG. 14 ) of themetal foil 65 to form a layeredorganic coating portion 71. Theorganic coating portion 71 is provided on, for example, the entire surface of one surface of themetal foil 65. - Next, as shown in (l) in
FIG. 14 , themetal foil 65 with theorganic coating portion 71 provided on one surface thereof is attached to thefirst surface 20 a of the second insulatingbase 20 of the intermediate structure. Themetal foil 65 is attached to the second insulatingbase 20 by, for example, pressure welding, but other methods may be used. Thus, aconductive layer 66 is formed on the second insulatingbase 20. Theconductive layer 66 is a planar layer which extends in the X direction and the Y direction. - Next, as shown in (in) in
FIG. 14 , a protective film (a resist) P2 is formed on theconductive layer 66. Then, through an opening P2 a formed in the protective film P2, ahole 20 h which passes through theconductive layer 66, theorganic coating portion 71, and the second insulatingbase 20 in the Z direction is provided. For example, in the process to form thehole 20 h, a part of thesecond portion 50 b of theorganic coating 50 located in a region corresponding to thehole 20 h is removed. As a result, the via 95 comes into contact with thesurface layer 42 of theground layer 40 without via theorganic coating 50 in a subsequent process. When the via 95 is connected to thewiring 60 in place of/in addition to theground layer 40, the via 95 comes into contact with thesurface layer 62 of thewiring 60 without via theorganic coating 70. - Next, the protective film P2 is removed, and as shown in (n) in
FIG. 14 , a plating process using the second conductive material M2 is performed on an inner surface of thehole 20 h and a surface of theconductive layer 66. Thus, aconductive layer 67 containing the second conductive material M2 along the inner surface of thehole 20 h is formed. Before theconductive layer 67 is provided, a process may be added to provide an organic coating similar to the organic coating 50 (or the organic coating 70) on the inner surface of thehole 20 h. Theconductive layer 67 forms thesurface layer 97 of the via 95 and also forms a part of thefirst portion 62 a of thesurface layer 62 of thewiring 60. - Next, as shown in (o) in
FIG. 15 , a plating process using the first conductive material M1 is performed on theconductive layer 66. Thus, themain body 96 of the via 95 is formed by filling the inside of thehole 20 h, and aconductive layer 68 including the first conductive material M1 spreading on theconductive layer 66 is formed. Themain body 96 formed in this process is combined with thesurface layer 97 formed earlier, and thus the via 95 is formed. - Next, as shown in (p) in HG. 15, the pattern processing is performed on the
conductive layer 66, theorganic coating portion 71, and theconductive layer 68. Thus, thefirst portion 62 a of thesurface layer 62 of thewiring 60 is formed of theconductive layer 66, themain body 61 of thewiring 60 is formed of theconductive layer 68, and thefirst portion 70 a of theorganic coating 70 is formed of theorganic coating portion 71. Then, as shown in (q) and (r) inFIG. 15 , the same processes as in (e) and (f) inFIG. 5 are performed, and thus thesurface layer 62 of thewiring 60 and theorganic coating 70 are formed. - With such a configuration, at least some of the current flowing from the
wiring 60 to theground layer 40 can flow through thesurface layer 97 of the via 95 formed of the second conductive material M2 having a low electrical resistivity. Thus, the transmission characteristics of the printedwiring board 5 can be further improved. - Although some embodiments and modification examples have been described above, the embodiments are not limited to the above-described examples. Some of the embodiments and modification examples described above can be realized in combination with each other.
- According to at least one embodiment described above, the printed wiring board includes a first insulator, a second insulator, a first conductor, and a second conductor. The first conductor is located between the first insulator and the second insulator, and contains a first conductive material. The second conductor includes a first portion located between the first insulator and the first conductor, and contains a second conductive material having a smaller electrical resistivity than that of the first conductive material. With such a configuration, the transmission characteristics can be improved.
- While certain embodiments have been described, these embodiments have been presented by way of example only, and are not intended to limit the scope of the inventions. Indeed, the novel embodiments described herein may be embodied in a variety of other forms; furthermore, various omissions, substitutions and changes in the form of the embodiments described herein may be made without departing from the spirit of the inventions. The accompanying claims and their equivalents are intended to cover such forms or modifications as would fall within the scope and spirit of the inventions.
Claims (20)
1. A printed wiring board comprising:
a first insulator;
a second insulator;
a first conductor between the first insulator and the second insulator, the first conductor containing a first conductive material; and
a second conductor including a first portion, the first portion being between the first insulator and the first conductor, the first portion being in contact with the first conductor and extending along the first conductor, the second conductor containing a second conductive material, the second conductive material being lower in electrical resistivity than the first conductive material,
wherein the second insulator is closer to an outside of the printed wiring board than the first insulator is in a thickness direction of the printed wiring board.
2. The printed wiring board according to claim 1 , further comprising
a pad exposed to the outside of the printed wiring board,
wherein the first conductor and the second conductor are connected to the pad.
3. The printed wiring board according to claim 1 , wherein
a thickness of the first portion of the second conductor in the thickness direction of the printed wiring board is smaller than a thickness of the first conductor in the thickness direction of the printed wiring board.
4. The printed wiring board according to claim 1 , wherein
the second conductor further includes a second portion, the second potion being between the second insulator and the first conductor, the second potion being in contact with the first conductor and extending along the first conductor.
5. The printed wiring board according to claim 4 , wherein
the second conductor further includes a third portion, the third portion being in contact with the first conductor in a direction different from directions in which the first portion and the second portion are in contact with the first conductor, respectively, the third portion extending along the first conductor.
6. The printed wiring board according to claim 5 , wherein
the third portion extends in the thickness direction of the printed wiring board and connects the first portion and the second portion.
7. The printed wiring board according to claim 1 , wherein
the second conductor is in an annular shape surrounding the first conductor.
8. The printed wiring board according to claim 1 , wherein
the first conductive material includes copper, and
the second conductive material includes silver.
9. The printed wiring board according to claim 1 , further comprising
a first organic coating, at least a part of the first organic coating being between the second conductor and the first insulator.
10. The printed wiring board according to claim 9 , further comprising
a second organic coating, at least a part of the second organic coating being between the first organic coating and the first insulator, the second organic coating including a material different from a material of the first organic coating.
11. The printed wiring board according to claim 1 , further comprising
a conductive connector extending inside the second insulator in the thickness direction of the printed wiring board,
wherein the second conductor includes a second portion, the second portion being between the first conductor and the conductive connector and being in contact with the conductive connector.
12. The printed wiring board according to claim 11 , wherein
the conductive connector includes a third conductor and a fourth conductor, the third conductor containing the first conductive material, the fourth conductor being between the third conductor and the second conductor and containing the second conductive material, and
a part of the second conductor is in contact with the fourth conductor.
13. A memory system comprising:
a printed wiring board;
a controller on the printed wiring board; and
a semiconductor memory device on the printed wiring board,
wherein
the printed wiring board includes a first insulator, a second insulator, a first conductor, and second conductor, the second insulator being closer to an outside of the printed wiring board than the first insulator is in a thickness direction of the printed wiring board, the first conductor being between the first insulator and the second insulator and containing a first conductive material, the second conductor including a first portion, the first portion being between the first insulator and the first conductor, the first portion being in contact with the first conductor and extending along the first conductor, the second conductor containing a second conductive material, the second conductive material being lower in electrical resistivity than the first conductive material, and
a wiring connected to the controller is formed by the first conductor and the second conductor.
14. The memory system according to claim 13 , wherein
a thickness of the first portion of the second conductor in the thickness direction of the printed wiring board is smaller than a thickness of the first conductor in the thickness direction of the printed wiring board.
15. The memory system according to claim 13 , wherein
the second conductor further includes a second portion, the second potion being between the second insulator and the first conductor, the second potion being in contact with the first conductor and extending along the first conductor, and
the second conductor further includes a third portion, the third portion being in contact with the first conductor in a direction different from directions in which the first portion and the second portion are in contact with the first conductor, respectively, the third portion extending along the first conductor.
16. The memory system according to claim 13 , further comprising
an external connection terminal configured to be connected to a host device,
wherein the wiring is at least one of a wiring connecting the controller and the external connection terminal, and a wiring connecting the controller and the semiconductor memory device.
17. A method for manufacturing a printed wiring board, the method comprising:
preparing a first insulator;
forming a second conductive layer on the first insulator, the second conductive layer containing a second conductive material, the second conductive material being lower in electrical resistivity than a first conductive material;
forming a first conductive layer on the second conductive layer, the first conductive layer containing the first conductive material;
forming a third conductive layer on the first conductive layer, the third conductive layer containing the second conductive material; and
forming a second insulator covering the first conductive layer, the second conductive layer, and the third conductive layer from a side opposite to the first insulator.
18. The method according to claim 17 , wherein
the first conductive layer is formed by plating.
19. The method according to claim 17 , wherein
the first conductive layer has a first surface, a second surface, and a third surface, the first surface being directed to a side opposite to the second conductive layer, the second surface being directed in a direction different from the first surface, the third surface being directed to a side opposite to the second surface, and
the third conductive layer is in contact with the first surface, the second surface, and the third surface of the first conductive layer.
20. The method according to claim 17 , wherein
the third conductive layer is formed by electroless plating.
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JPJP2020-144942 | 2020-08-28 | ||
JP2020-144942 | 2020-08-28 | ||
JP2020144942A JP2022039765A (en) | 2020-08-28 | 2020-08-28 | Printed-wiring board, memory system, and method for manufacturing printed-wiring board |
Publications (2)
Publication Number | Publication Date |
---|---|
US20220070998A1 true US20220070998A1 (en) | 2022-03-03 |
US11272610B1 US11272610B1 (en) | 2022-03-08 |
Family
ID=80357830
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US17/117,854 Active US11272610B1 (en) | 2020-08-28 | 2020-12-10 | Printed wiring board, memory system, and method for manufacturing printed wiring board |
Country Status (4)
Country | Link |
---|---|
US (1) | US11272610B1 (en) |
JP (1) | JP2022039765A (en) |
CN (1) | CN114126205B (en) |
TW (1) | TWI768563B (en) |
Family Cites Families (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3838827B2 (en) * | 1999-10-05 | 2006-10-25 | 新光電気工業株式会社 | Thin film capacitor element and printed circuit board manufacturing method |
JP2005101398A (en) | 2003-09-26 | 2005-04-14 | Mitsui Mining & Smelting Co Ltd | Copper foil with silver coating layer and copper clad laminate using it |
JP4177372B2 (en) * | 2005-11-16 | 2008-11-05 | 三菱電機株式会社 | Wiring board and manufacturing method thereof |
US7527873B2 (en) | 2006-02-08 | 2009-05-05 | American Standard Circuits | Thermally and electrically conductive interface |
JP5032623B2 (en) * | 2010-03-26 | 2012-09-26 | 株式会社東芝 | Semiconductor memory device |
CN102469701B (en) * | 2010-11-09 | 2013-06-12 | 无锡江南计算技术研究所 | Manufacturing method of interconnection structure |
JP5891771B2 (en) * | 2011-01-18 | 2016-03-23 | 富士通株式会社 | Surface coating method, semiconductor device, and mounting circuit board |
WO2012132918A1 (en) * | 2011-03-30 | 2012-10-04 | 富士フイルム株式会社 | Method for manufacturing printed circuit board |
JP2016012634A (en) | 2014-06-27 | 2016-01-21 | 凸版印刷株式会社 | Multilayer printed wiring board and manufacturing method thereof |
KR102434435B1 (en) * | 2015-10-26 | 2022-08-19 | 삼성전자주식회사 | Printed circuit board and semiconductor package having the same |
CN107484330A (en) * | 2016-06-07 | 2017-12-15 | 鹏鼎控股(深圳)股份有限公司 | High-frequency copper silver hybrid conductive line construction and preparation method thereof |
US10283233B2 (en) * | 2016-06-28 | 2019-05-07 | International Business Machines Corporation | Bio-based conformal coating for sulfur sequestration using polyhydroxyalkanoates |
TWI628989B (en) * | 2016-10-25 | 2018-07-01 | 萬億股份有限公司 | Method for forming wire and filling via of pcb |
US10870009B2 (en) * | 2017-01-04 | 2020-12-22 | Cardiac Pacemakers, Inc. | Buzzer apparatus |
US20190029122A1 (en) * | 2017-07-19 | 2019-01-24 | Anaren, Inc. | Encapsulation of circuit trace |
CN110959314A (en) * | 2017-08-04 | 2020-04-03 | 株式会社藤仓 | Method for manufacturing multilayer printed wiring board and multilayer printed wiring board |
JP6889399B2 (en) * | 2017-08-08 | 2021-06-18 | 大日本印刷株式会社 | Through silicon via substrate |
KR20200030411A (en) * | 2018-09-12 | 2020-03-20 | 엘지이노텍 주식회사 | Flexible circuit board and chip pakage comprising the same, and electronic device comprising the same |
-
2020
- 2020-08-28 JP JP2020144942A patent/JP2022039765A/en active Pending
- 2020-11-26 TW TW109141484A patent/TWI768563B/en active
- 2020-12-10 US US17/117,854 patent/US11272610B1/en active Active
- 2020-12-30 CN CN202011605001.0A patent/CN114126205B/en active Active
Also Published As
Publication number | Publication date |
---|---|
US11272610B1 (en) | 2022-03-08 |
CN114126205B (en) | 2024-01-30 |
JP2022039765A (en) | 2022-03-10 |
CN114126205A (en) | 2022-03-01 |
TW202209939A (en) | 2022-03-01 |
TWI768563B (en) | 2022-06-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN110875259B (en) | Semiconductor device with a semiconductor device having a plurality of semiconductor chips | |
KR102055361B1 (en) | Semiconductor package | |
US10593617B2 (en) | Semiconductor device | |
US9406620B2 (en) | Semiconductor package | |
US10448508B2 (en) | Printed circuit board and semiconductor package including the same | |
US20140091440A1 (en) | System in package with embedded rf die in coreless substrate | |
US10412828B1 (en) | Wiring substrate | |
JP2015115558A (en) | Semiconductor device | |
JP2012089847A (en) | Semiconductor package and method of manufacturing the same | |
KR101407614B1 (en) | Printed circuit board, semiconductor package, card and system | |
US9460990B1 (en) | Substrates and semiconductor packages including the same, electronic systems including the semiconductor packages, and memory cards including the semiconductor packages | |
US10964632B2 (en) | Semiconductor device | |
US20220070998A1 (en) | Printed wiring board, memory system, and method for manufacturing printed wiring board | |
KR20180097852A (en) | Semiconductor package having electro-magnetic interference shielding structure | |
TWI767520B (en) | Printed Wiring Boards and Memory Systems | |
US11557540B2 (en) | Semiconductor device | |
US20180053747A1 (en) | Fan-out packages including vertically stacked chips and methods of fabricating the same | |
US20080111220A1 (en) | Electronic assembly and circuit board | |
KR102578797B1 (en) | Semiconductor package | |
TWI670806B (en) | Semiconductor package including planar stacked semiconductor chips | |
US8828795B2 (en) | Method of fabricating semiconductor package having substrate with solder ball connections | |
US20230178491A1 (en) | Semiconductor device | |
JP2008047773A (en) | Semiconductor device | |
KR20140010861A (en) | Substrate for semiconductor package and semiconductor package having the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
AS | Assignment |
Owner name: KIOXIA CORPORATION, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SUZUKI, DAIGO;REEL/FRAME:055475/0880 Effective date: 20201221 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |