US20220021188A2 - Semiconductor multilayer structure - Google Patents

Semiconductor multilayer structure Download PDF

Info

Publication number
US20220021188A2
US20220021188A2 US16/648,171 US201716648171A US2022021188A2 US 20220021188 A2 US20220021188 A2 US 20220021188A2 US 201716648171 A US201716648171 A US 201716648171A US 2022021188 A2 US2022021188 A2 US 2022021188A2
Authority
US
United States
Prior art keywords
layer
multilayer structure
group
substrate
semiconductor device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US16/648,171
Other versions
US11688996B2 (en
US20200266610A1 (en
Inventor
Arto Aho
Riku Isoaho
Antti Tukiainen
Mircea Dorel Guina
Jukka Viheriälä
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Tty-Saatio Sr
Tampere University Foundation SR
Original Assignee
Tty-Saatio Sr
Tampere University Foundation SR
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tty-Saatio Sr, Tampere University Foundation SR filed Critical Tty-Saatio Sr
Assigned to TTY-SÄÄTIÖ SR reassignment TTY-SÄÄTIÖ SR ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: GUINA, Mircea Dorel, TUKIAINEN, ANTII, AHO, Arto, Viheriälä, Jukka, ISOAHO, Riku
Publication of US20200266610A1 publication Critical patent/US20200266610A1/en
Assigned to TAMPERE UNIVERSITY FOUNDATION SR reassignment TAMPERE UNIVERSITY FOUNDATION SR MERGER (SEE DOCUMENT FOR DETAILS). Assignors: TTY-SÄÄTIÖ SR
Publication of US20220021188A2 publication Critical patent/US20220021188A2/en
Application granted granted Critical
Publication of US11688996B2 publication Critical patent/US11688996B2/en
Active legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/02—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
    • H01L33/12—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a stress relaxation structure, e.g. buffer layer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01S—DEVICES USING THE PROCESS OF LIGHT AMPLIFICATION BY STIMULATED EMISSION OF RADIATION [LASER] TO AMPLIFY OR GENERATE LIGHT; DEVICES USING STIMULATED EMISSION OF ELECTROMAGNETIC RADIATION IN WAVE RANGES OTHER THAN OPTICAL
    • H01S5/00—Semiconductor lasers
    • H01S5/30—Structure or shape of the active region; Materials used for the active region
    • H01S5/32—Structure or shape of the active region; Materials used for the active region comprising PN junctions, e.g. hetero- or double- heterostructures
    • H01S5/323—Structure or shape of the active region; Materials used for the active region comprising PN junctions, e.g. hetero- or double- heterostructures in AIIIBV compounds, e.g. AlGaAs-laser, InP-based laser
    • H01S5/32308—Structure or shape of the active region; Materials used for the active region comprising PN junctions, e.g. hetero- or double- heterostructures in AIIIBV compounds, e.g. AlGaAs-laser, InP-based laser emitting light at a wavelength less than 900 nm
    • H01S5/32316—Structure or shape of the active region; Materials used for the active region comprising PN junctions, e.g. hetero- or double- heterostructures in AIIIBV compounds, e.g. AlGaAs-laser, InP-based laser emitting light at a wavelength less than 900 nm comprising only (Al)GaAs
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02367—Substrates
    • H01L21/0237—Materials
    • H01L21/02373—Group 14 semiconducting materials
    • H01L21/02381—Silicon, silicon germanium, germanium
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02436—Intermediate layers between substrates and deposited layers
    • H01L21/02439—Materials
    • H01L21/02441—Group 14 semiconducting materials
    • H01L21/0245—Silicon, silicon germanium, germanium
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02436—Intermediate layers between substrates and deposited layers
    • H01L21/02439—Materials
    • H01L21/02455—Group 13/15 materials
    • H01L21/02461—Phosphides
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02436—Intermediate layers between substrates and deposited layers
    • H01L21/02494—Structure
    • H01L21/02496—Layer structure
    • H01L21/02502—Layer structure consisting of two layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02436—Intermediate layers between substrates and deposited layers
    • H01L21/02494—Structure
    • H01L21/02496—Layer structure
    • H01L21/02505—Layer structure consisting of more than two layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02518—Deposited layers
    • H01L21/02521—Materials
    • H01L21/02538—Group 13/15 materials
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02518—Deposited layers
    • H01L21/02521—Materials
    • H01L21/02538—Group 13/15 materials
    • H01L21/02546—Arsenides
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/562—Protection against mechanical damage
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/778—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface
    • H01L29/7786—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface with direct single heterostructure, i.e. with wide bandgap layer formed on top of active layer, e.g. direct single heterostructure MIS-like HEMT
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01S—DEVICES USING THE PROCESS OF LIGHT AMPLIFICATION BY STIMULATED EMISSION OF RADIATION [LASER] TO AMPLIFY OR GENERATE LIGHT; DEVICES USING STIMULATED EMISSION OF ELECTROMAGNETIC RADIATION IN WAVE RANGES OTHER THAN OPTICAL
    • H01S5/00—Semiconductor lasers
    • H01S5/02—Structural details or components not essential to laser action
    • H01S5/0206—Substrates, e.g. growth, shape, material, removal or bonding
    • H01S5/021—Silicon based substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01S—DEVICES USING THE PROCESS OF LIGHT AMPLIFICATION BY STIMULATED EMISSION OF RADIATION [LASER] TO AMPLIFY OR GENERATE LIGHT; DEVICES USING STIMULATED EMISSION OF ELECTROMAGNETIC RADIATION IN WAVE RANGES OTHER THAN OPTICAL
    • H01S5/00—Semiconductor lasers
    • H01S5/10—Construction or shape of the optical resonator, e.g. extended or external cavity, coupled cavities, bent-guide, varying width, thickness or composition of the active region
    • H01S5/12—Construction or shape of the optical resonator, e.g. extended or external cavity, coupled cavities, bent-guide, varying width, thickness or composition of the active region the resonator having a periodic structure, e.g. in distributed feedback [DFB] lasers
    • H01S5/125—Distributed Bragg reflector [DBR] lasers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01S—DEVICES USING THE PROCESS OF LIGHT AMPLIFICATION BY STIMULATED EMISSION OF RADIATION [LASER] TO AMPLIFY OR GENERATE LIGHT; DEVICES USING STIMULATED EMISSION OF ELECTROMAGNETIC RADIATION IN WAVE RANGES OTHER THAN OPTICAL
    • H01S5/00—Semiconductor lasers
    • H01S5/30—Structure or shape of the active region; Materials used for the active region
    • H01S5/32—Structure or shape of the active region; Materials used for the active region comprising PN junctions, e.g. hetero- or double- heterostructures
    • H01S5/3201—Structure or shape of the active region; Materials used for the active region comprising PN junctions, e.g. hetero- or double- heterostructures incorporating bulkstrain effects, e.g. strain compensation, strain related to polarisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/20—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds
    • H01L29/201—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds including two or more compounds, e.g. alloys
    • H01L29/205—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds including two or more compounds, e.g. alloys in different semiconductor regions, e.g. heterojunctions
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/778—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02E—REDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
    • Y02E10/00—Energy generation through renewable energy sources
    • Y02E10/50—Photovoltaic [PV] energy
    • Y02E10/544—Solar cells from Group III-V materials

Definitions

  • GaAs Gallium arsenide
  • VECSEL vertical external cavity surface emitting lasers
  • VCSEL vertical cavity surface emitting lasers
  • SC solar cells
  • LED light emitting diodes
  • SOA semiconductor optical amplifiers
  • SESAM saturable absorber mirrors
  • a semiconductor device includes a substrate comprising a layer made of Ge and a semiconductor multilayer structure.
  • the semiconductor multilayer structure includes at least one first layer comprising a material selected from a group consisting of Al x Ga 1-x As, wherein x is approximately 0.6, Al x Ga 1-x-y In y As, wherein 0 ⁇ x ⁇ 0.6 and 0 ⁇ y ⁇ 0.02, Al x Ga 1-x-y In y As 1-z P z , Al x Ga 1-x-y In y As 1-z N z , and Al x Ga 1-x-y In y As 1-z-c N z P c , wherein 0 ⁇ x ⁇ 1, 0 ⁇ y ⁇ 1, 0 ⁇ z ⁇ 0.3, and 0 ⁇ c ⁇ 1, Al x Ga 1-x-y In y As 1-z-c N z Sb c , wherein 0 ⁇ x ⁇ 1, 0 ⁇ y ⁇ 1, 0 ⁇ z ⁇ 0.3, and 0 ⁇ c ⁇ 0.7, and Al x Ga 1-x-y In y As 1-
  • the semiconductor multilayer structure also includes at least one second layer comprising a material selected from a group consisting of GaInAsNSb, GaInAsN, AlGaInAsNSb, AlGaInAsN, GaAs, GaInAs, GaInAsSb, GaInNSb, GaInP, GaInPNSb, GaInPSb, GaInPN, AlInP, AlInPNSb, AlInPN, AlInPSb, AlGaInP, AlGaInPNSb, AlGaInPN, AlGaInPSb, GaInAsP, GaInAsPNSb, GaInAsPN, GaInAsPSb, GaAsP, GaAsPNSb, GaAsPN, GaAsPSb, AlGaInAs and AlGaAs, wherein for any material a sum of the contents of all group-III elements equals 1 and a sum of the contents of all group-V elements equals 1.
  • the semiconductor multilayer structure is grown on the layer made of
  • FIG. 1 is a schematic cross-sectional view of an embodiment of an optoelectronic semiconductor device according to the present disclosure.
  • FIG. 2 is a schematic cross-sectional view of an alternative embodiment of an optoelectronic semiconductor device according to the present disclosure.
  • FIG. 3 is a schematic cross-sectional view of yet another embodiment of an optoelectronic semiconductor device according to the present disclosure.
  • FIG. 4 is a more detailed schematic cross-sectional view of an optoelectronic semiconductor device according to an embodiment of the present disclosure.
  • FIG. 5 is detailed schematic cross-sectional view of an optoelectronic semiconductor device according to a further embodiment of the present disclosure.
  • FIG. 6 is a schematic cross-sectional view of yet another embodiment of an optoelectronic semiconductor device according to the present disclosure.
  • FIG. 7 is a comparative graph representing relative output power over test time.
  • FIG. 8 is a schematic representation of the devices under test of the graph of FIG. 7 .
  • FIG. 9 is a graph representing the X-ray diffraction signal of a GaAs layer on a Ge substrate.
  • FIG. 10 is a schematic cross-sectional view of a semiconductor device according to the present disclosure, wherein the semiconductor multilayer structure comprises a transistor.
  • the present disclosure relates to a semiconductor device comprising a semiconductor multilayer structure including at least one first layer consisting of a material selected from a group consisting of Al x Ga 1-x As, wherein x is approximately 0.6, Al x Ga 1-x-y In y As, wherein 0 ⁇ x ⁇ 0.6 and 0 ⁇ y ⁇ 0.02, Al x Ga 1-x-y In y As 1-z P z , Al x Ga 1-x-y In y As 1-z N z , and Al x Ga 1-x-y In y As 1-z-c N z P c , wherein 0 ⁇ x ⁇ 1, 0 ⁇ y ⁇ 1, 0 ⁇ z ⁇ 0.3, and 0 ⁇ c ⁇ 1, Al x Ga 1-x-y In y As 1-z-c N z Sb c , wherein 0 ⁇ x ⁇ 1, 0 ⁇ y ⁇ 1, 0 ⁇ z ⁇ 0.3, and 0 ⁇ c ⁇ 0.7, and Al x Ga 1-x-y In y As 1-z-c P z Sb c
  • Gallium arsenide (GaAs) based structures with inactive layers of a GaAs-based material are a versatile approach for fabrication of optoelectronic devices such as edge emitting lasers (EEL), vertical external cavity surface emitting lasers (VECSEL), vertical cavity surface emitting lasers (VCSEL), solar cells (SC), detectors, light emitting diodes (LED), semiconductor optical amplifiers (SOA), saturable absorber mirrors (SESAM).
  • EEL edge emitting lasers
  • VECSEL vertical external cavity surface emitting lasers
  • VCSEL vertical cavity surface emitting lasers
  • SC solar cells
  • LED light emitting diodes
  • SOA semiconductor optical amplifiers
  • SESAM saturable absorber mirrors
  • gallium arsenide (GaAs) based structures with at least one layer of an AlGaAs material or of a GaAs material are an approach for fabrication of fast transistors.
  • AlGaAs layers are not lattice matched and build-up compressive strain to the structure when the layer thicknesses are increased.
  • optoelectronic or photonic devices in or on microelectronic devices like integrated circuits.
  • optoelectronic devices operating at a wavelength of 1.3 ⁇ m of the electromagnetic radiation to be processed require inactive layers based on an AlGaAs material.
  • AlGaAs materials as such cannot be grown with required quality directly on Si substrates.
  • At least one of the above objects is solved by a semiconductor device according to claim 1 .
  • the semiconductor multilayer structure is an optoelectronic semiconductor multilayer structure including a plurality of the first layers forming inactive layers and a plurality of the second layers forming active layers.
  • a semiconductor multilayer structure with at least one first layer consisting of a material chosen from a group consisting of Al x Ga 1-x As, wherein x is approximately 0.6, Al x Ga 1-x-y In y As, wherein 0 ⁇ x ⁇ 0.6 and 0 ⁇ y ⁇ 0.02, Al x Ga 1-x-y In y As 1-z P z , Al x Ga 1-x-y In y As 1-z N z , and Al x Ga 1-x-y In y As 1-z-c N z P c , wherein 0 ⁇ x ⁇ 1, 0 ⁇ y ⁇ 1, 0 ⁇ z ⁇ 0.3, and 0 ⁇ c ⁇ 1, Al x Ga 1-x-y In y As 1-z-c N z Sb c , wherein 0 ⁇ x ⁇ 1, 0 ⁇ y ⁇ 1, 0 ⁇ z ⁇ 0.3, and 0 ⁇ c ⁇ 0.7, and Al x Ga 1-x-y In y As 1-z-c P z Sb c ,
  • the semiconductor multilayer structure forms an active optoelectronic device.
  • the active optoelectronic device is operating at single or multiple wavelengths between 0.54 ⁇ m and 1.7 ⁇ m for the electromagnetic radiation to be generated, detected or generally speaking processed.
  • the active optoelectronic device operates at a wavelength of 1.3 ⁇ m.
  • At least one of the first layers of the semiconductor multilayer structure consists of a material selected from a group consisting of Al x Ga 1-x As, wherein x is approximately 0.6, Al x Ga 1-x-y In y As, wherein 0 ⁇ x ⁇ 0.6 and 0 ⁇ y ⁇ 0.02, Al x Ga 1-x-y In y As 1-z P z , Al x Ga 1-x-y In y As 1-z N z , and Al x Ga 1-x-y In y As 1-z-c N z P c , wherein 0 ⁇ x ⁇ 1, 0 ⁇ y ⁇ 1, 0 ⁇ z ⁇ 0.3, and 0 ⁇ c ⁇ 1, Al x Ga 1-x-y In y As 1-z-c N z Sb c , wherein 0 ⁇ x ⁇ 1, 0 ⁇ y ⁇ 1, 0 ⁇ z ⁇ 0.3, and 0 ⁇ c ⁇ 0.7 and Al x Ga 1-x-y In y As 1-z-c P z Sb c , wherein 0 ⁇ x ⁇ 1, 0 ⁇
  • the first layer of the semiconductor multilayer structure consists of a Al x Ga 1-x As material which is chosen dependent on the Al composition x, wherein once x is approximately 0.6 the material is Al x Ga 1-x As, once 0 ⁇ x ⁇ 0.6 the material is Al x Ga 1-x-y In y As, wherein 0 ⁇ y ⁇ 0.02 or once x>0.6 the material is selected from a group consisting of Al x Ga 1-x-y In y As 1-z P z , Al x Ga 1-x-y In y As 1-z N z , and Al x Ga 1-x-y In y As 1-z-c N z P c , wherein 0 ⁇ y ⁇ 0.02, 0 ⁇ z ⁇ 0.3, and 0 ⁇ c ⁇ 1.
  • the first layer of the semiconductor multilayer structure consists of a Al x Ga 1-x As material which is chosen dependent on the Al composition x, wherein once x is approximately 0.6 the material is Al x Ga 1-x As, once 0 ⁇ x ⁇ 0.6 the material is Al x Ga 1-x-y In y As, wherein 0 ⁇ y ⁇ 0.02 or once x>0.6 the material is selected from a group consisting of Al x Ga 1-x-y In y As 1-z P z , Al x Ga 1-x-y In y As 1-z N z , and Al x Ga 1-x-y In y As 1-z-c N z P c , wherein 0 ⁇ y ⁇ 0.02, 0 ⁇ z ⁇ 0.3, and 0 ⁇ c ⁇ 1.
  • Each of the above Al x Ga 1-x As materials which could be used as the material of a plurality of the inactive layers has a considerably low lattice mismatch relatively to the Ge layer of the substrate.
  • At least one the first layers of the semiconductor multilayer structure such as any of the inactive layers of an optoelectronic semiconductor multilayer structure, has a lattice constant, which differs from the lattice constant of the Ge layer of the substrate by less than the difference between the lattice constant of GaAs and the lattice constant of Ge.
  • any of the first layers or any of the second layers of the semiconductor multilayer structure may be doped or undoped.
  • Any of the layers may have an n-type or a p-type doping to provide n-type or p-type conductivity or it may be undoped.
  • dopant elements are Si, Se, Sn, S, Te, Be, C, Mg, Ge and Zn.
  • the substrate comprises either a layer of silicon (Si), a layer of silicon-germanium (SiGe), a second layer of germanium (Ge) or a plurality of layers consisting of a material chosen from a group consisting of Si, SiGe and Ge, wherein the Ge layer is grown on the Si layer, or on the SiGe layer or on the second Ge layer or on the plurality of layers consisting of a material chosen from a group consisting of Si, SiGe and Ge.
  • Si silicon
  • SiGe silicon-germanium
  • Ge germanium
  • the Ge layer of the substrate is strain relaxed and the Ge layer is grown in direct contact with the Si layer, SiGe layer or the second Ge layer of the substrate.
  • the Ge layer of the substrate is compressively strained with respect to a further layer of the substrate consisting of a material chosen from a group consisting of Si, SiGe and Ge and the substrate further comprises a strain compensation layer, wherein the strain compensation layer is grown in direct contact with the Ge layer between the Ge layer and the semiconductor multilayer structure.
  • the strain compensation layer consists of a material selected from a group consisting of Si, SiGe, AlP, GaP, GaInP, AlInP, GaAsP, GaInAsP, GaNAsP, GaAsN, GaInAsN, GaInNP and AlGaInAsP.
  • a strain compensation layer is needed between the Ge layer of the substrate and the layers of the semiconductor multilayer structure.
  • the material of the at least one first layer of the semiconductor multilayer structure, such as a plurality of the inactive layers of an optoelectronic multilayer structure, on a compressively strained Ge layer of the substrate is chosen from a group consisting of AlGaInAsNPSb-based materials.
  • the semiconductor device allows growth of semiconductor multilayer structures on substrates comprising at least one layer consisting of a material chosen from a group consisting of Si, SiGe, and Ge.
  • a Si based substrate allows to reduce manufacturing prices. Furthermore, in an embodiment of the present disclosure a Si, SiGe or Ge based substrate allows to integrate microelectronic circuits such as microprocessors, memory chips and logical components, on the same substrate as the semiconductor device.
  • the substrate comprises a layer consisting of a material chosen from a group consisting of Si, SiGe and Ge, wherein the Ge layer of the substrate is grown on the layer consisting of a material chosen from the group consisting of Si, SiGe and Ge and a microelectronic device is manufactured on the layer consisting of a material chosen from the group consisting of Si, SiGe and Ge.
  • the optoelectronic semiconductor multilayer structure is a heterostructure forming a laser gain structure.
  • the optoelectronic semiconductor multilayer structure comprises an active semiconductor device with a distributed Bragg reflector (DBR) having a plurality of layers of an AlGaAs-based material.
  • DBR distributed Bragg reflector
  • the semiconductor multilayer structure comprises a transistor.
  • FIGS. 1 to 4 show the principle design of semiconductor devices according to embodiments of the present disclosure.
  • All the semiconductor devices 1 , 10 , 20 , 30 of FIGS. 1 to 6 and 10 have a substrate with a Ge layer 2 , 3 .
  • the semiconductor multilayer structures of selected III-V materials according to the present disclosure can be grown on Ge without a substantial buildup of compressive strain.
  • optoelectronic semiconductor multilayer structures comprising a plurality of second layers forming the active layers consisting of a material chosen from a group consisting of GaInAsNSb, GaInAsN, AlGaInAsNSb, AlGaInAsN, GaAs, GaInAs, GaInAsSb, GaInNSb, GaInP, GaInPNSb, GaInPSb, GaInPN, AlInP, AlInPNSb, AlInPN, AlInPSb, AlGaInP, AlGaInPNSb, AlGaInPN, AlGaInPSb, GaInAsP, GaInAsPNSb, GaInAsPN, GaInAsPSb, GaAsP, GaAsPNSb, GaAsPN, GaAsPSb AlGaInAs and AlGaAs, wherein for any material a sum of the contents of all group-III elements equals 1 and a sum of the contents
  • the semiconductor multilayer structure 3 is a laser structure comprising a plurality of active layers consisting of GaInAsNSb and a plurality of inactive layers consisting of AlGaInAsNP.
  • None of the inactive layers of the multilayer structures 3 , of FIGS. 1 to 3 has a lattice constant which differs from the lattice constant of the underlying Ge layer 2 , 3 by more than the difference between the lattice constant of GaAs and the lattice constant of Ge.
  • FIGS. 1 and 2 differ with respect to the particular choice of their substrates 2 , 5 .
  • the substrate consists of a Ge layer 2 , only.
  • the substrate 5 of the embodiment of FIG. 2 consists of a Ge layer 2 as well as a Si layer 6 .
  • the Ge layer is a strain relaxed Ge layer directly grown on the Si layer 6 .
  • the semiconductor multilayer structure 4 in turn is directly grown on the relaxed Ge layer 2 .
  • the embodiment of FIG. 2 has the advantage that the Si layer 6 of the substrate 5 can be used as a substrate for a microelectronic device on the same substrate 5 which supports the optoelectronic semiconductor multilayer structure 4 .
  • the Si layer 6 of the substrate 5 of FIG. 2 could be replaced by a layer consisting of Ge or SiGe.
  • the semiconductor device 20 of FIG. 3 mainly differs from the embodiment of FIG. 2 by the particular choice of its substrate 7 .
  • the Ge layer 24 is not strain relaxed, but has a high residual compressive strain and thus a smaller lateral lattice constant than the strain relaxed Ge layer 2 of FIGS. 1 and 2 .
  • an additional strain compensation layer 8 in this case AlInP is grown onto the Ge layer 24 and the Ge layer 24 is grown onto a SiGe layer 16 .
  • the lattice constant is gradually increased from Si towards Ge, wherein the SiGe layer is relaxed before the Ge layer is grown on top of it.
  • the Ge composition changes over the thickness of the SiGe layer 16 .
  • the lattice constant does not reach the lattice constant of Ge before the Ge layer is grown. Consequently, there is residual compressive strain left in the Ge layer 24 , which is compensated by use of a strain compensation layer 8 of AlInP.
  • AlInP has an even smaller lattice constant than the part of the SiGe layer 16 in contact with Ge layer 24 .
  • FIG. 4 shows a more detailed view of a semiconductor device following the design principles of FIG. 2 .
  • the substrate 5 comprises a Si layer 6 and a strain relaxed Ge layer 2 , wherein a laser structure 11 is grown onto the substrate 5 .
  • the Si layer 6 could well be replaced by a Ge layer.
  • a SiGe layer 16 is located between the Si layer 6 and a strained Ge layer 24 . Furthermore a strain compensation layer 8 is located between the Ge layer 24 and the optoelectronic semiconductor multilayer structure 11 .
  • the substrate 17 is formed by the Si layer 6 , the SiGe layer 16 , the Ge layer 24 and the strain compensation layer 8 .
  • the laser structure 11 of FIGS. 4 and 5 comprises a multiple quantum well structure 12 .
  • the multiple quantum well structure 12 has multiple alternating layers of quantum well material and a barrier material.
  • the quantum well material that has smaller bandgap than the barrier material forming a potential well (quantum well) for electrons and holes when inserted between two layers of barrier material.
  • the multiple quantum well structure 12 is formed by one or more quantum wells separated by the barrier material.
  • the quantum well structure 12 is sandwiched between two waveguide layers 13 both of GaInAs.
  • the functionality of the GaInAs layers 14 is to act as a waveguide and keep the optical field confined in the region of the multi-quantum well structure 12 .
  • Those inactive waveguide layers 13 have a considerable thickness of up to 3 ⁇ m but still do not lead to any substantial built up of compressive strain in the structure.
  • the optoelectronic multilayer structure 11 comprises two cladding layers 14 of Al 0.6 Ga 0.4 As. Further on top of the upper cladding layer 14 there is a contact layer 15 .
  • FIG. 6 shows a schematic cross-sectional view of an alternative embodiment of a semiconductor device 40 according to the present disclosure.
  • a substrate 5 as it has been described with reference to FIGS. 2 and 4 above an optoelectronic semiconductor multilayer structure 23 has been grown.
  • a distributed Bragg reflector 18 has been integrated into the multilayer structure 23 .
  • Alternative designs of the substrate 5 as they have been described in detail above could be implemented.
  • FIG. 7 is a graph presenting relative output power in arbitrary units over test time in hours.
  • the continuous line in the graph of FIG. 7 represents the output power of a comparative structure, wherein a laser diode has been fabricated on a GaAs substrate.
  • the comparative structure is schematically depicted in FIG. 8 b ).
  • the relative output power of the comparative structure decreases with increasing test time.
  • the dashed line in the graph of FIG. 7 represents relative output power of a semiconductor device according to the present disclosure comprising a laser diode structured on a substrate having a Ge layer.
  • the comparative structure is schematically depicted in FIG. 8 a ).
  • the relative output power of the comparative structure is roughly constant over test time.
  • FIG. 8 c shows the Band gap of the optoelectronic multilayer structure of the laser diodes according to FIGS. 8 a ) and b ).
  • FIG. 9 is a graph plotting the X-ray diffraction signal over the Omega-2Theta angle of a GaAs layer grown on Ge substrate.
  • the difference (in arc sec) of the diffraction peaks is linked to the lattice mismatch between the GaAs and Ge layers.
  • the mismatch of the AlGaAs material-based layers on Ge layer should not exceed this.
  • the strain in of the GaAs layer in the FIG. 8 is tensile meaning that the GaAs peak is on the right side of the Ge peak.
  • the strain of the AlGaAs on Ge may also be compressive, in which case its diffraction peak would be on the left side of the Ge peak, but the distance should still be the same or smaller than the distance of the GaAs and Ge peaks.
  • FIG. 10 is a schematic cross-sectional view of a semiconductor device 60 having a microelectronic multilayer semiconductor structure 19 forming a transistor.
  • the substrate 17 is identical to the substrate 17 of FIG. 5 .
  • the transistor formed by the semiconductor multilayer structure 19 comprises a layer 21 of an AlGaAs-based material and a layer 22 consisting of AlGaInAsNSb.
  • the multilayer structure 19 further has contacts 23 , 25 acting as the gate, as the drain, and as the source of the transistor, respectively.

Abstract

A semiconductor device includes a substrate comprising a layer made of Ge and a semiconductor multilayer structure grown on the layer made of Ge. The semiconductor multilayer structure includes at least one first layer comprising a material selected from a group consisting of AlxGa1-xAs, AlxGa1-x-yInyAs, AlxGa1-x-yInyAs1-zPz, AlxGa1-x-yInyAs1-zNz, and AlxGa1-x-yInyAs1-z-cNzPc, AlxGa1-x-yInyAs1-z-cNzSbc, and AlxGa1-x-yInyAs1-z-cPzSbc, wherein for any material a sum of the contents of all group-III elements equals 1 and a sum of the contents of all group-V elements equals 1. The semiconductor multilayer structure also includes at least one second layer comprising a material selected from a group consisting of GaInAsNSb, GaInAsN, AlGaInAsNSb, AlGaInAsN, GaAs, GaInAs, GaInAsSb, GaInNSb, GaInP, GaInPNSb, GaInPSb, GaInPN, AlInP, AlInPNSb, AlInPN, AlInPSb, AlGaInP, AlGaInPNSb, AlGaInPN, AlGaInPSb, GaInAsP, GaInAsPNSb, GaInAsPN, GaInAsPSb, GaAsP, GaAsPNSb, GaAsPN, GaAsPSb, AlGaInAs and AlGaAs.

Description

    CROSS-REFERENCE TO RELATED APPLICATIONS
  • This application claims the benefit of WIPO Application Number PCT/EP2017/073521 filed on Sep. 18, 2017, which is fully incorporated herein by reference.
    • BACKGROUND
  • The present disclosure relates to a semiconductor device. Gallium arsenide (GaAs) based structures with inactive layers of a GaAs-based material are a versatile approach for fabrication of optoelectronic devices such as edge emitting lasers (EEL), vertical external cavity surface emitting lasers (VECSEL), vertical cavity surface emitting lasers (VCSEL), solar cells (SC), detectors, light emitting diodes (LED), semiconductor optical amplifiers (SOA), saturable absorber mirrors (SESAM).
    • SUMMARY
  • A semiconductor device includes a substrate comprising a layer made of Ge and a semiconductor multilayer structure. The semiconductor multilayer structure includes at least one first layer comprising a material selected from a group consisting of AlxGa1-xAs, wherein x is approximately 0.6, AlxGa1-x-yInyAs, wherein 0≤x≤0.6 and 0≤y≤0.02, AlxGa1-x-yInyAs1-zPz, AlxGa1-x-yInyAs1-zNz, and AlxGa1-x-yInyAs1-z-cNzPc, wherein 0≤x≤1, 0≤y≤1, 0≤z≤0.3, and 0≤c≤1, AlxGa1-x-yInyAs1-z-cNzSbc, wherein 0≤x≤1, 0≤y≤1, 0≤z≤0.3, and 0≤c≤0.7, and AlxGa1-x-yInyAs1-z-cPzSbc, wherein 0≤x≤1, 0≤y≤1, 0≤z≤1, and 0≤c≤0.3, wherein for any material a sum of the contents of all group-III elements equals 1 and a sum of the contents of all group-V elements equals 1. The semiconductor multilayer structure also includes at least one second layer comprising a material selected from a group consisting of GaInAsNSb, GaInAsN, AlGaInAsNSb, AlGaInAsN, GaAs, GaInAs, GaInAsSb, GaInNSb, GaInP, GaInPNSb, GaInPSb, GaInPN, AlInP, AlInPNSb, AlInPN, AlInPSb, AlGaInP, AlGaInPNSb, AlGaInPN, AlGaInPSb, GaInAsP, GaInAsPNSb, GaInAsPN, GaInAsPSb, GaAsP, GaAsPNSb, GaAsPN, GaAsPSb, AlGaInAs and AlGaAs, wherein for any material a sum of the contents of all group-III elements equals 1 and a sum of the contents of all group-V elements equals 1. The semiconductor multilayer structure is grown on the layer made of Ge.
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 is a schematic cross-sectional view of an embodiment of an optoelectronic semiconductor device according to the present disclosure.
  • FIG. 2 is a schematic cross-sectional view of an alternative embodiment of an optoelectronic semiconductor device according to the present disclosure.
  • FIG. 3 is a schematic cross-sectional view of yet another embodiment of an optoelectronic semiconductor device according to the present disclosure.
  • FIG. 4 is a more detailed schematic cross-sectional view of an optoelectronic semiconductor device according to an embodiment of the present disclosure.
  • FIG. 5 is detailed schematic cross-sectional view of an optoelectronic semiconductor device according to a further embodiment of the present disclosure.
  • FIG. 6 is a schematic cross-sectional view of yet another embodiment of an optoelectronic semiconductor device according to the present disclosure.
  • FIG. 7 is a comparative graph representing relative output power over test time.
  • FIG. 8 is a schematic representation of the devices under test of the graph of FIG. 7.
  • FIG. 9 is a graph representing the X-ray diffraction signal of a GaAs layer on a Ge substrate.
  • FIG. 10 is a schematic cross-sectional view of a semiconductor device according to the present disclosure, wherein the semiconductor multilayer structure comprises a transistor.
    •  DETAILED DESCRIPTION
  • The present disclosure relates to a semiconductor device comprising a semiconductor multilayer structure including at least one first layer consisting of a material selected from a group consisting of AlxGa1-xAs, wherein x is approximately 0.6, AlxGa1-x-yInyAs, wherein 0≤x≤0.6 and 0≤y≤0.02, AlxGa1-x-yInyAs1-zPz, AlxGa1-x-yInyAs1-zNz, and AlxGa1-x-yInyAs1-z-cNzPc, wherein 0≤x≤1, 0≤y≤1, 0≤z≤0.3, and 0≤c≤1, AlxGa1-x-yInyAs1-z-cNzSbc, wherein 0≤x≤1, 0≤y≤1, 0≤z≤0.3, and 0≤c≤0.7, and AlxGa1-x-yInyAs1-z-cPzSbc, wherein 0≤x≤1, 0≤y≤1, 0≤z≤1, and 0≤c≤0.3, wherein for any material a sum of the contents of all group-III elements equals 1 and a sum of the contents of all group-V elements equals 1, and at least one second layer consisting of a material chosen from a group consisting of GaInAsNSb, GaInAsN, AlGaInAsNSb, AlGaInAsN, GaAs, GaInAs, GaInAsSb, GaInNSb, GaInP, GaInPNSb, GaInPSb, GaInPN, AlInP, AlInPNSb, AlInPN, AlInPSb, AlGaInP, AlGaInPNSb, AlGaInPN, AlGaInPSb, GaInAsP, GaInAsPNSb, GaInAsPN, GaInAsPSb, GaAsP, GaAsPNSb, GaAsPN, GaAsPSb, AlGaInAs and AlGaAs, wherein for any material a sum of the contents of all group-III elements equals 1 and a sum of the contents of all group-V elements equals 1.
  • Gallium arsenide (GaAs) based structures with inactive layers of a GaAs-based material are a versatile approach for fabrication of optoelectronic devices such as edge emitting lasers (EEL), vertical external cavity surface emitting lasers (VECSEL), vertical cavity surface emitting lasers (VCSEL), solar cells (SC), detectors, light emitting diodes (LED), semiconductor optical amplifiers (SOA), saturable absorber mirrors (SESAM). Furthermore, gallium arsenide (GaAs) based structures with at least one layer of an AlGaAs material or of a GaAs material are an approach for fabrication of fast transistors.
  • When semiconductor multilayer structures with inactive layers based on an AlGaAs material are fabricated on GaAs substrates the AlGaAs layers are not lattice matched and build-up compressive strain to the structure when the layer thicknesses are increased. The higher the composition x of Al is, and the thicker the AlGaAs layers are, the larger the nominal strain for the structure will be.
  • Based on experimental results and on critical thickness calculations, the operation lifetime of optoelectronic components is strongly dependent on the total strain in the structure. Accumulation of strain can also lead to strain relaxation during crystal growth in the form of misfit dislocations. Misfit dislocation formation will lead to inferior device performance. Longer device lifetimes and higher laser output powers can be achieved without misfit dislocations. Excessive strain can already accumulate while fabricating thick layer structures on GaAs containing AlxGa1-xAs with x=0.6. Such layers are typically used as cladding layers of the active multilayer structures, leading to reduced lifetimes of the semiconductor devices.
  • Thus, there is a need to provide semiconductor multilayer structures including at least one layer based on a GaAs material and at least one layer of a further material avoiding or at least reducing build-up of compressive strain.
  • It would be desirable to integrate optoelectronic or photonic devices in or on microelectronic devices like integrated circuits. However, for example, optoelectronic devices operating at a wavelength of 1.3 μm of the electromagnetic radiation to be processed require inactive layers based on an AlGaAs material. However, AlGaAs materials as such cannot be grown with required quality directly on Si substrates.
  • Consequently, there is a need for semiconductor multilayer structures based on group-III elements and group-V elements grown on Si substrates, Ge substrates or SiGe substrates in order to provide an integration of Si based microelectronics and optoelectronic devices based on group-III elements and group-V elements.
  • Further, there is a need for the integration of fast transistors on Si substrates, Ge substrates or SiGe substrates.
  • At least one of the above objects is solved by a semiconductor device according to claim 1.
  • In an embodiment, the semiconductor multilayer structure is an optoelectronic semiconductor multilayer structure including a plurality of the first layers forming inactive layers and a plurality of the second layers forming active layers.
  • Surprisingly, it was found that growth of a semiconductor multilayer structure with at least one first layer consisting of a material chosen from a group consisting of AlxGa1-xAs, wherein x is approximately 0.6, AlxGa1-x-yInyAs, wherein 0≤x≤0.6 and 0≤y≤0.02, AlxGa1-x-yInyAs1-zPz, AlxGa1-x-yInyAs1-zNz, and AlxGa1-x-yInyAs1-z-cNzPc, wherein 0≤x≤1, 0≤y≤1, 0≤z≤0.3, and 0≤c≤1, AlxGa1-x-yInyAs1-z-cNzSbc, wherein 0≤x≤1, 0≤y≤1, 0≤z≤0.3, and 0≤c≤0.7, and AlxGa1-x-yInyAs1-z-cPzSbc, wherein 0≤x≤1, 0≤y≤1, 0≤z≤1, and 0≤c≤0.3, wherein for any material a sum of the contents of all group-III elements equals 1 and a sum of the contents of all group-V elements equals 1, and at least one second layer consisting of a material selected from a group consisting of GaInAsNSb, GaInAsN, AlGaInAsNSb, AlGaInAsN, GaAs, GaInAs, GaInAsSb, GaInNSb, GaInP, GaInPNSb, GaInPSb, GaInPN, AlInP, AlInPNSb, AlInPN, AlInPSb, AlGaInP, AlGaInPNSb, AlGaInPN, AlGaInPSb, GaInAsP, GaInAsPNSb, GaInAsPN, GaInAsPSb, GaAsP, GaAsPNSb, GaAsPN, GaAsPSb, AlGaInAs and AlGaAs, wherein for any material a sum of the contents of all group-III elements equals 1 and a sum of the contents of all group-V elements equals 1, on a Ge layer of the substrate is possible.
  • Further it has turned out that this particular combination of materials avoids accumulative build-up of compressive strain in the structure. Reduction of the build-up of compressive strain in the semiconductor multilayer structure substantially increases the expected operation lifetime of the semiconductor device.
  • In an embodiment of the present disclosure, the semiconductor multilayer structure forms an active optoelectronic device. In an embodiment the active optoelectronic device is operating at single or multiple wavelengths between 0.54 μm and 1.7 μm for the electromagnetic radiation to be generated, detected or generally speaking processed. In an embodiment the active optoelectronic device operates at a wavelength of 1.3 μm.
  • There are multiple approaches in order to reduce the lattice mismatch between any of the at least one first layer, such as a plurality of inactive layers in case of an optoelectronic semiconductor multilayer structure.
  • In an embodiment of the disclosure at least one of the first layers of the semiconductor multilayer structure consists of a material selected from a group consisting of AlxGa1-xAs, wherein x is approximately 0.6, AlxGa1-x-yInyAs, wherein 0<x≤0.6 and 0<y≤0.02, AlxGa1-x-yInyAs1-zPz, AlxGa1-x-yInyAs1-zNz, and AlxGa1-x-yInyAs1-z-cNzPc, wherein 0<x≤1, 0<y≤1, 0<z≤0.3, and 0<c≤1, AlxGa1-x-yInyAs1-z-cNzSbc, wherein 0<x≤1, 0<y≤1, 0<z≤0.3, and 0<c≤0.7 and AlxGa1-x-yInyAs1-z-cPzSbc, wherein 0<x≤1, 0<y≤1, 0<z≤1, and 0<c≤0.3.
  • In a further embodiment the first layer of the semiconductor multilayer structure consists of a AlxGa1-xAs material which is chosen dependent on the Al composition x, wherein once x is approximately 0.6 the material is AlxGa1-xAs, once 0≤x≤0.6 the material is AlxGa1-x-yInyAs, wherein 0≤y≤0.02 or once x>0.6 the material is selected from a group consisting of AlxGa1-x-yInyAs1-zPz, AlxGa1-x-yInyAs1-zNz, and AlxGa1-x-yInyAs1-z-cNzPc, wherein 0≤y≤0.02, 0≤z≤0.3, and 0≤c≤1.
  • In yet another embodiment the first layer of the semiconductor multilayer structure consists of a AlxGa1-xAs material which is chosen dependent on the Al composition x, wherein once x is approximately 0.6 the material is AlxGa1-xAs, once 0≤x≤0.6 the material is AlxGa1-x-yInyAs, wherein 0<y≤0.02 or once x>0.6 the material is selected from a group consisting of AlxGa1-x-yInyAs1-zPz, AlxGa1-x-yInyAs1-zNz, and AlxGa1-x-yInyAs1-z-cNzPc, wherein 0<y≤0.02, 0<z≤0.3, and 0<c≤1.
  • Each of the above AlxGa1-xAs materials which could be used as the material of a plurality of the inactive layers has a considerably low lattice mismatch relatively to the Ge layer of the substrate.
  • In an embodiment at least one the first layers of the semiconductor multilayer structure, such as any of the inactive layers of an optoelectronic semiconductor multilayer structure, has a lattice constant, which differs from the lattice constant of the Ge layer of the substrate by less than the difference between the lattice constant of GaAs and the lattice constant of Ge.
  • In an embodiment any of the first layers or any of the second layers of the semiconductor multilayer structure may be doped or undoped. Any of the layers may have an n-type or a p-type doping to provide n-type or p-type conductivity or it may be undoped. Examples for dopant elements are Si, Se, Sn, S, Te, Be, C, Mg, Ge and Zn.
  • In an embodiment of the present disclosure the substrate comprises either a layer of silicon (Si), a layer of silicon-germanium (SiGe), a second layer of germanium (Ge) or a plurality of layers consisting of a material chosen from a group consisting of Si, SiGe and Ge, wherein the Ge layer is grown on the Si layer, or on the SiGe layer or on the second Ge layer or on the plurality of layers consisting of a material chosen from a group consisting of Si, SiGe and Ge.
  • In a further embodiment of the present disclosure the Ge layer of the substrate is strain relaxed and the Ge layer is grown in direct contact with the Si layer, SiGe layer or the second Ge layer of the substrate.
  • In a further alternative embodiment the Ge layer of the substrate is compressively strained with respect to a further layer of the substrate consisting of a material chosen from a group consisting of Si, SiGe and Ge and the substrate further comprises a strain compensation layer, wherein the strain compensation layer is grown in direct contact with the Ge layer between the Ge layer and the semiconductor multilayer structure.
  • In an embodiment the strain compensation layer consists of a material selected from a group consisting of Si, SiGe, AlP, GaP, GaInP, AlInP, GaAsP, GaInAsP, GaNAsP, GaAsN, GaInAsN, GaInNP and AlGaInAsP.
  • For a compressively strained Ge layer of the substrate on a Si or a SiGe layer of the substrate a strain compensation layer is needed between the Ge layer of the substrate and the layers of the semiconductor multilayer structure. In this case it may be required to add N or P or both to the material of at least one if first layer, such as the plurality of inactive layers, in order to match the lattice constant of the first layers, such as the plurality of inactive layers of an optoelectronic multilayer structure, to the lattice constant of the strained Ge layer of the substrate. In a particular embodiment the material of the at least one first layer of the semiconductor multilayer structure, such as a plurality of the inactive layers of an optoelectronic multilayer structure, on a compressively strained Ge layer of the substrate is chosen from a group consisting of AlGaInAsNPSb-based materials.
  • The semiconductor device according to the present disclosure allows growth of semiconductor multilayer structures on substrates comprising at least one layer consisting of a material chosen from a group consisting of Si, SiGe, and Ge.
  • In principle a Si based substrate allows to reduce manufacturing prices. Furthermore, in an embodiment of the present disclosure a Si, SiGe or Ge based substrate allows to integrate microelectronic circuits such as microprocessors, memory chips and logical components, on the same substrate as the semiconductor device.
  • In an embodiment the substrate comprises a layer consisting of a material chosen from a group consisting of Si, SiGe and Ge, wherein the Ge layer of the substrate is grown on the layer consisting of a material chosen from the group consisting of Si, SiGe and Ge and a microelectronic device is manufactured on the layer consisting of a material chosen from the group consisting of Si, SiGe and Ge.
  • In an embodiment the optoelectronic semiconductor multilayer structure is a heterostructure forming a laser gain structure.
  • In another embodiment the optoelectronic semiconductor multilayer structure comprises an active semiconductor device with a distributed Bragg reflector (DBR) having a plurality of layers of an AlGaAs-based material.
  • In another embodiment the semiconductor multilayer structure comprises a transistor.
  • Further advantages, features and applications of the present disclosure become apparent from the following description of embodiments thereof as well as from the respective figures.
  • The schematic cross-sectional views of FIGS. 1 to 4 show the principle design of semiconductor devices according to embodiments of the present disclosure.
  • All the semiconductor devices 1, 10, 20, 30 of FIGS. 1 to 6 and 10 have a substrate with a Ge layer 2, 3. Other than for example GaAs, the semiconductor multilayer structures of selected III-V materials according to the present disclosure can be grown on Ge without a substantial buildup of compressive strain.
  • Surprisingly, it hast turned out that optoelectronic semiconductor multilayer structures comprising a plurality of second layers forming the active layers consisting of a material chosen from a group consisting of GaInAsNSb, GaInAsN, AlGaInAsNSb, AlGaInAsN, GaAs, GaInAs, GaInAsSb, GaInNSb, GaInP, GaInPNSb, GaInPSb, GaInPN, AlInP, AlInPNSb, AlInPN, AlInPSb, AlGaInP, AlGaInPNSb, AlGaInPN, AlGaInPSb, GaInAsP, GaInAsPNSb, GaInAsPN, GaInAsPSb, GaAsP, GaAsPNSb, GaAsPN, GaAsPSb AlGaInAs and AlGaAs, wherein for any material a sum of the contents of all group-III elements equals 1 and a sum of the contents of all group-V elements equals 1, as well as a plurality of inactive layers consisting of a material chosen from a group consisting of AlxGa1-xAs, wherein x is approximately 0.6, AlxGa1-x-yInyAs, wherein 0≤x≤0.6 and 0≤y≤0.02, AlxGa1-x-yInyAs1-zPz, AlxGa1-x-yInyAs1-zNz, and AlxGa1-x-yInyAs1-z-cNzPc, wherein 0≤x≤1, 0≤y≤1, 0≤z≤0.3, and 0≤c≤1, AlxGa1-x-yInyAs1-z-cNzSbc, wherein 0≤x≤1, 0≤y≤1, 0≤z≤0.3, and 0≤c≤0.7, and AlxGa1-x-yInyAs1-z-cPzSbc, wherein 0≤x≤1, 0≤y≤1, 0≤z≤1, and 0≤c≤0.3, wherein for any material a sum of the contents of all group-III elements equals 1 and a sum of the contents of all group-V elements equals 1, can be grown on the Ge layer 2 to form an active optoelectronic device operating effectively at wavelengths in the range between 0.54 μm and 1.7 μm wave lengths of the electromagnetic radiation.
  • In the example of FIGS. 1 to 3 the semiconductor multilayer structure 3 is a laser structure comprising a plurality of active layers consisting of GaInAsNSb and a plurality of inactive layers consisting of AlGaInAsNP.
  • None of the inactive layers of the multilayer structures 3, of FIGS. 1 to 3 has a lattice constant which differs from the lattice constant of the underlying Ge layer 2, 3 by more than the difference between the lattice constant of GaAs and the lattice constant of Ge.
  • The embodiments of FIGS. 1 and 2 differ with respect to the particular choice of their substrates 2, 5.
  • In the embodiment of FIG. 1 the substrate consists of a Ge layer 2, only. In contrast, the substrate 5 of the embodiment of FIG. 2 consists of a Ge layer 2 as well as a Si layer 6.
  • In the embodiment of FIG. 2 the Ge layer is a strain relaxed Ge layer directly grown on the Si layer 6. The semiconductor multilayer structure 4 in turn is directly grown on the relaxed Ge layer 2.
  • The embodiment of FIG. 2 has the advantage that the Si layer 6 of the substrate 5 can be used as a substrate for a microelectronic device on the same substrate 5 which supports the optoelectronic semiconductor multilayer structure 4.
  • In alternative embodiments not depicted in the figures, the Si layer 6 of the substrate 5 of FIG. 2 could be replaced by a layer consisting of Ge or SiGe.
  • The semiconductor device 20 of FIG. 3 mainly differs from the embodiment of FIG. 2 by the particular choice of its substrate 7. In this embodiment the Ge layer 24 is not strain relaxed, but has a high residual compressive strain and thus a smaller lateral lattice constant than the strain relaxed Ge layer 2 of FIGS. 1 and 2.
  • In order to be able to still grow a multilayer structure 3 onto the substrate 7 an additional strain compensation layer 8, in this case AlInP is grown onto the Ge layer 24 and the Ge layer 24 is grown onto a SiGe layer 16.
  • In this case in order to be able to grow the multilayer structure 9 on the substrate 7 it is necessary to reduce the lattice constant of the material of the inactive layer. For the embodiment of FIG. 3 Al0.6Ga0.39In0.01As0.998N0.001P0.001 has been chosen.
  • By use of the SiGe layer 16 between the Si layer 6 and the Ge layer 24 the lattice constant is gradually increased from Si towards Ge, wherein the SiGe layer is relaxed before the Ge layer is grown on top of it. The Ge composition changes over the thickness of the SiGe layer 16. However, the lattice constant does not reach the lattice constant of Ge before the Ge layer is grown. Consequently, there is residual compressive strain left in the Ge layer 24, which is compensated by use of a strain compensation layer 8 of AlInP. AlInP has an even smaller lattice constant than the part of the SiGe layer 16 in contact with Ge layer 24.
  • To obtain a successful growth of an AlGaAs material on such structure, one needs to reduce the lattice constant of the AlGaAs material of the inactive layer. This can be done by choosing a proper composition of AlGaInAsNP—e.g. one could use Al0.6Ga0.39In0.01As0.949N0.001P0.05, where z and c are adjusted to reach the desired lattice constant which is smaller than that of Ge and larger than that of the strain compensation layer 8.
  • FIG. 4 shows a more detailed view of a semiconductor device following the design principles of FIG. 2.
  • Again the substrate 5 comprises a Si layer 6 and a strain relaxed Ge layer 2, wherein a laser structure 11 is grown onto the substrate 5. In an embodiment not depicted in the figures the Si layer 6 could well be replaced by a Ge layer.
  • In the embodiment of FIG. 5 between the Si layer 6 and a strained Ge layer 24, a SiGe layer 16 is located. Furthermore a strain compensation layer 8 is located between the Ge layer 24 and the optoelectronic semiconductor multilayer structure 11. In this embodiment the substrate 17 is formed by the Si layer 6, the SiGe layer 16, the Ge layer 24 and the strain compensation layer 8.
  • The laser structure 11 of FIGS. 4 and 5 comprises a multiple quantum well structure 12. The multiple quantum well structure 12 has multiple alternating layers of quantum well material and a barrier material. The quantum well material that has smaller bandgap than the barrier material forming a potential well (quantum well) for electrons and holes when inserted between two layers of barrier material. The multiple quantum well structure 12 is formed by one or more quantum wells separated by the barrier material.
  • The quantum well structure 12 is sandwiched between two waveguide layers 13 both of GaInAs. The functionality of the GaInAs layers 14 is to act as a waveguide and keep the optical field confined in the region of the multi-quantum well structure 12. Those inactive waveguide layers 13 have a considerable thickness of up to 3 μm but still do not lead to any substantial built up of compressive strain in the structure.
  • In addition the optoelectronic multilayer structure 11 comprises two cladding layers 14 of Al0.6Ga0.4 As. Further on top of the upper cladding layer 14 there is a contact layer 15.
  • FIG. 6 shows a schematic cross-sectional view of an alternative embodiment of a semiconductor device 40 according to the present disclosure. On a substrate 5 as it has been described with reference to FIGS. 2 and 4 above an optoelectronic semiconductor multilayer structure 23 has been grown.
  • In addition to a multi-quantum well structure 12 embedded between two cladding layers 14 and an additional contact layer 15 on top of the structure a distributed Bragg reflector 18 has been integrated into the multilayer structure 23. Alternative designs of the substrate 5 as they have been described in detail above could be implemented.
  • FIG. 7 is a graph presenting relative output power in arbitrary units over test time in hours. The continuous line in the graph of FIG. 7 represents the output power of a comparative structure, wherein a laser diode has been fabricated on a GaAs substrate. The comparative structure is schematically depicted in FIG. 8 b). The relative output power of the comparative structure decreases with increasing test time.
  • The dashed line in the graph of FIG. 7 represents relative output power of a semiconductor device according to the present disclosure comprising a laser diode structured on a substrate having a Ge layer. The comparative structure is schematically depicted in FIG. 8 a). The relative output power of the comparative structure is roughly constant over test time.
  • FIG. 8 c) shows the Band gap of the optoelectronic multilayer structure of the laser diodes according to FIGS. 8 a) and b).
  • FIG. 9 is a graph plotting the X-ray diffraction signal over the Omega-2Theta angle of a GaAs layer grown on Ge substrate. The difference (in arc sec) of the diffraction peaks is linked to the lattice mismatch between the GaAs and Ge layers. The mismatch of the AlGaAs material-based layers on Ge layer should not exceed this. The strain in of the GaAs layer in the FIG. 8 is tensile meaning that the GaAs peak is on the right side of the Ge peak. However, the strain of the AlGaAs on Ge may also be compressive, in which case its diffraction peak would be on the left side of the Ge peak, but the distance should still be the same or smaller than the distance of the GaAs and Ge peaks.
  • FIG. 10 is a schematic cross-sectional view of a semiconductor device 60 having a microelectronic multilayer semiconductor structure 19 forming a transistor. The substrate 17 is identical to the substrate 17 of FIG. 5. The transistor formed by the semiconductor multilayer structure 19 comprises a layer 21 of an AlGaAs-based material and a layer 22 consisting of AlGaInAsNSb. In order to be able to operate as a transistor the multilayer structure 19 further has contacts 23, 25 acting as the gate, as the drain, and as the source of the transistor, respectively.
  • In the figures identical elements are denoted by identical reference signs.
  • For purposes of original disclosure, it is pointed out that all features which are apparent for a person skilled in the art from the present description, the figures and the claims, even if they have only been described with further features, could be combined on their own or together with all the combinations of the features disclosed herein, if not excluded explicitly or technically impossible. A comprehensive explicit description of all possible combinations of features is only omitted in order to provide readability of the description.
  • While the disclosure has been described with respect to a limited number of embodiments, it will be understood that the disclosure is not limited to those embodiments. Other embodiments comprising various changes do not depart from the scope of the disclosure. In particular, the description of preferred embodiments shall not be understood to be limited to what is explicitly shown and described in the specification and drawings but shall encompass the disclosure of the specification and drawings as a whole.

Claims (12)

1-11. (canceled)
12. A semiconductor device comprising:
a substrate comprising a layer made of Ge; and
a semiconductor multilayer structure comprising:
at least one first layer comprising a material selected from a group consisting of:
AlxGa1-xAs, wherein x is approximately 0.6,
AlxGa1-x-yInyAs, wherein 0≤x≤0.6 and 0≤y≤0.02,
AlxGa1-x-yInyAs1-zPz, AlxGa1-x-yInyAs1-zNz, and AlxGa1-x-yInyAs1-z-cNzPc, wherein 0≤x≤1, 0≤y≤1, 0≤z≤0.3, and 0≤c≤1,
AlxGa1-x-yInyAs1-z-cNzSbc, wherein 0≤x≤1, 0≤y≤1, 0≤z≤0.3, and 0≤c≤0.7, and
AlxGa1-x-yInyAs1-z-cPzSbc, wherein 0≤x≤1, 0≤y≤1, 0≤z≤1, and 0≤c≤0.3, wherein for any material a sum of the contents of all group-III elements equals 1 and a sum of the contents of all group-V elements equals 1; and
at least one second layer comprising a material selected from a group consisting of GaInAsNSb, GaInAsN, AlGaInAsNSb, AlGaInAsN, GaAs, GaInAs, GaInAsSb, GaInNSb, GaInP, GaInPNSb, GaInPSb, GaInPN, AlInP, AlInPNSb, AlInPN, AlInPSb, AlGaInP, AlGaInPNSb, AlGaInPN, AlGaInPSb, GaInAsP, GaInAsPNSb, GaInAsPN, GaInAsPSb, GaAsP, GaAsPNSb, GaAsPN, GaAsPSb, AlGaInAs and AlGaAs, wherein for any material a sum of the contents of all group-III elements equals 1 and a sum of the contents of all group-V elements equals 1;
wherein the semiconductor multilayer structure is grown on the layer made of Ge.
13. The semiconductor device of claim 12, wherein:
the at least one first layer comprises a plurality of first layers;
the at least one second layer comprises a plurality of second layers; and
the semiconductor multilayer structure is an optoelectronic semiconductor multilayer structure comprising:
the plurality of the first layers forming inactive layers, and
the plurality of the second layers forming active layers.
14. The semiconductor device of claim 13, wherein:
the semiconductor multilayer structure is a heterostructure forming a laser gain structure.
15. The semiconductor device of claim 13, wherein:
the optoelectronic semiconductor multilayer structure comprises a distributed Bragg reflector comprising a plurality of layers of an AlGaAs-based material.
16. The semiconductor device of claim 12, wherein:
the at least one first layer of the semiconductor multilayer structure comprises a AlxGa1-xAs material fulfilling one of the following conditions:
x is approximately 0.6 and the material is AlxGa1-xAs;
0≤x≤0.6 and the material is AlxGa1-x-yInyAs, wherein 0≤y≤0.02; or
x>0.6 and the material is selected from a group consisting of AlxGa1-x-yInyAszP1-z, AlxGa1-x-yInyAs1-zNz, and AlxGa1-x-yInyAs1-z-cNzPc, wherein 0≤y≤0.02, 0≤z≤0.3, and 0≤c≤1.
17. The semiconductor device of claim 12, wherein:
the at least one first layer of the semiconductor multilayer structure has a lattice constant which differs from a lattice constant of the Ge layer of the substrate by no greater than a difference between a lattice constant of GaAs and a lattice constant of Ge.
18. The semiconductor device of claim 12, wherein:
the substrate comprises at least one additional layer of a material selected from a group consisting of Si, SiGe and Ge.
19. The semiconductor device of claim 18, wherein:
the Ge layer is strain relaxed with respect to the at least one additional layer of the substrate.
20. The semiconductor device of claim 19, wherein:
the Ge layer is compressively strained with respect to the at least one additional layer of the substrate and the substrate further comprises a strain compensation layer; and
the strain compensation layer is grown in direct contact with the Ge layer either between the Ge layer and the semiconductor multilayer structure or between the Ge layer and another layer of the substrate.
21. The semiconductor device of claim 18, wherein:
a microelectronic device is manufactured on the at least one additional layer of the substrate.
22. The semiconductor device of claim 12, wherein:
the semiconductor multilayer structure is a transistor.
US16/648,171 2017-09-18 2017-09-18 Semiconductor multilayer structure Active 2038-09-18 US11688996B2 (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/EP2017/073521 WO2019052672A1 (en) 2017-09-18 2017-09-18 Semiconductor multilayer structure

Publications (3)

Publication Number Publication Date
US20200266610A1 US20200266610A1 (en) 2020-08-20
US20220021188A2 true US20220021188A2 (en) 2022-01-20
US11688996B2 US11688996B2 (en) 2023-06-27

Family

ID=59955549

Family Applications (1)

Application Number Title Priority Date Filing Date
US16/648,171 Active 2038-09-18 US11688996B2 (en) 2017-09-18 2017-09-18 Semiconductor multilayer structure

Country Status (6)

Country Link
US (1) US11688996B2 (en)
EP (1) EP3685450A1 (en)
JP (1) JP7157162B2 (en)
CN (1) CN111095578B (en)
CA (1) CA3071711C (en)
WO (1) WO2019052672A1 (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11688996B2 (en) 2017-09-18 2023-06-27 Tampere University Foundation, sr. Semiconductor multilayer structure
KR102557608B1 (en) 2017-11-22 2023-07-19 아이큐이, 피엘씨 Strain-balanced semiconductor structures
CN110165555A (en) * 2019-04-28 2019-08-23 西安理工大学 One kind being based on GexSi1-xThe red light semiconductor laser of variable lattice constant matrix

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05235485A (en) * 1992-02-21 1993-09-10 Mitsubishi Electric Corp Manufacture of semiconductor laser
US6566688B1 (en) 1998-12-03 2003-05-20 Arizona Board Of Regents Compound semiconductor structures for optoelectronic devices
JP2004221356A (en) * 2003-01-15 2004-08-05 Hitachi Cable Ltd Light emitting diode
EP1513233B1 (en) 2003-09-05 2008-10-29 Epispeed S.A. InGaAs/GaAs lasers on Silicon produced by LEPECVD and MOCVD
EP1745165B1 (en) 2004-04-30 2011-03-30 Dichroic cell s.r.l. Method for producing virtual ge substrates for iii/v-integration on si(001)
WO2007053686A2 (en) 2005-11-01 2007-05-10 Massachusetts Institute Of Technology Monolithically integrated semiconductor materials and devices
US8063397B2 (en) 2006-06-28 2011-11-22 Massachusetts Institute Of Technology Semiconductor light-emitting structure and graded-composition substrate providing yellow-green light emission
JP2010225981A (en) 2009-03-25 2010-10-07 Fujitsu Ltd Optical semiconductor device, integrated element and method of manufacturing optical semiconductor device
EP2251912A1 (en) * 2009-05-11 2010-11-17 Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. Tunnel diodes from strain-compensated compound semiconductor layers
CN103794694B (en) 2014-01-21 2017-01-11 浙江大学 Silicon-based germanium film with tensile strain and manufacturing method thereof
US9991417B2 (en) * 2015-07-31 2018-06-05 International Business Machines Corporation Resonant cavity strained III-V photodetector and LED on silicon substrate
US11688996B2 (en) 2017-09-18 2023-06-27 Tampere University Foundation, sr. Semiconductor multilayer structure

Also Published As

Publication number Publication date
JP2020534704A (en) 2020-11-26
CA3071711C (en) 2023-03-21
JP7157162B2 (en) 2022-10-19
US11688996B2 (en) 2023-06-27
CN111095578A (en) 2020-05-01
US20200266610A1 (en) 2020-08-20
CN111095578B (en) 2023-10-27
WO2019052672A1 (en) 2019-03-21
EP3685450A1 (en) 2020-07-29
CA3071711A1 (en) 2019-03-21

Similar Documents

Publication Publication Date Title
US6784074B2 (en) Defect-free semiconductor templates for epitaxial growth and method of making same
JP3425185B2 (en) Semiconductor element
US7457338B2 (en) Quantum well lasers with strained quantum wells and dilute nitride barriers
US6566688B1 (en) Compound semiconductor structures for optoelectronic devices
JP4663964B2 (en) Long wavelength photonics device comprising a GaAsSb quantum well layer
EP0606821A1 (en) Modulated strain heterostructure light emitting devices
US6603784B1 (en) Mechanical stabilization of lattice mismatched quantum wells
US6791104B2 (en) Type II quantum well optoelectronic devices
US11688996B2 (en) Semiconductor multilayer structure
JP2004253801A (en) InGaAsN DEVICE WITH IMPROVED WAVELENGTH STABILITY
US20070160100A1 (en) Misfit dislocation forming interfacial self-assembly for growth of highly-mismatched III-Sb alloys
JP2006303147A (en) Optical semiconductor element
US6768137B2 (en) Laminated semiconductor substrate and optical semiconductor element
JP4045639B2 (en) Semiconductor laser and semiconductor light emitting device
US6931044B2 (en) Method and apparatus for improving temperature performance for GaAsSb/GaAs devices
JP4641230B2 (en) Optical semiconductor device
JP2008235519A (en) Optical semiconductor element and optical semiconductor element manufacturing method
US20040012010A1 (en) Light-emitting semiconductor component
JP2020098891A (en) Semiconductor laser
US20230178965A1 (en) Semiconductor stack and light-emitting device
JP4957355B2 (en) Semiconductor light emitting device
US20120147915A1 (en) Laser diode and method of fabrication the laser diode
JP2001284737A (en) Laser semiconductor device
JP2006086366A (en) Semiconductor light-emitting element
JPH11298037A (en) Light-emitting element

Legal Events

Date Code Title Description
FEPP Fee payment procedure

Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY

FEPP Fee payment procedure

Free format text: ENTITY STATUS SET TO SMALL (ORIGINAL EVENT CODE: SMAL); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY

STPP Information on status: patent application and granting procedure in general

Free format text: APPLICATION DISPATCHED FROM PREEXAM, NOT YET DOCKETED

AS Assignment

Owner name: TTY-SAEAETIOE SR, FINLAND

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:AHO, ARTO;ISOAHO, RIKU;TUKIAINEN, ANTII;AND OTHERS;SIGNING DATES FROM 20200403 TO 20200420;REEL/FRAME:052968/0646

AS Assignment

Owner name: TAMPERE UNIVERSITY FOUNDATION SR, FINLAND

Free format text: MERGER;ASSIGNOR:TTY-SAEAETIOE SR;REEL/FRAME:055343/0675

Effective date: 20190101

STPP Information on status: patent application and granting procedure in general

Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION

STPP Information on status: patent application and granting procedure in general

Free format text: NON FINAL ACTION MAILED

STPP Information on status: patent application and granting procedure in general

Free format text: FINAL REJECTION MAILED

STCF Information on status: patent grant

Free format text: PATENTED CASE

CC Certificate of correction