US20220020705A1 - Semiconductor wafer thinned by stealth lasing - Google Patents
Semiconductor wafer thinned by stealth lasing Download PDFInfo
- Publication number
- US20220020705A1 US20220020705A1 US16/933,177 US202016933177A US2022020705A1 US 20220020705 A1 US20220020705 A1 US 20220020705A1 US 202016933177 A US202016933177 A US 202016933177A US 2022020705 A1 US2022020705 A1 US 2022020705A1
- Authority
- US
- United States
- Prior art keywords
- wafer
- major surface
- semiconductor
- semiconductor die
- lased
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 84
- 239000000758 substrate Substances 0.000 claims abstract description 34
- 238000000034 method Methods 0.000 claims abstract description 29
- 230000008569 process Effects 0.000 claims abstract description 27
- 239000011800 void material Substances 0.000 claims description 9
- 238000000926 separation method Methods 0.000 claims description 3
- 230000015572 biosynthetic process Effects 0.000 abstract description 4
- 235000012431 wafers Nutrition 0.000 description 84
- 238000005516 engineering process Methods 0.000 description 19
- 239000000463 material Substances 0.000 description 8
- 239000010408 film Substances 0.000 description 5
- 238000005498 polishing Methods 0.000 description 5
- 238000003860 storage Methods 0.000 description 5
- 229910052751 metal Inorganic materials 0.000 description 4
- 239000002184 metal Substances 0.000 description 4
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 3
- 238000004519 manufacturing process Methods 0.000 description 3
- 238000012986 modification Methods 0.000 description 3
- 230000004048 modification Effects 0.000 description 3
- 229910052710 silicon Inorganic materials 0.000 description 3
- 239000010703 silicon Substances 0.000 description 3
- 230000008901 benefit Effects 0.000 description 2
- 230000008030 elimination Effects 0.000 description 2
- 238000003379 elimination reaction Methods 0.000 description 2
- 238000007689 inspection Methods 0.000 description 2
- 238000001465 metallisation Methods 0.000 description 2
- 238000002161 passivation Methods 0.000 description 2
- 238000012545 processing Methods 0.000 description 2
- 238000012216 screening Methods 0.000 description 2
- 230000001413 cellular effect Effects 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 238000005336 cracking Methods 0.000 description 1
- 238000005520 cutting process Methods 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 238000001514 detection method Methods 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 238000003475 lamination Methods 0.000 description 1
- 230000005055 memory storage Effects 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 238000004806 packaging method and process Methods 0.000 description 1
- 238000012858 packaging process Methods 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 238000000206 photolithography Methods 0.000 description 1
- 230000001681 protective effect Effects 0.000 description 1
- 238000000427 thin-film deposition Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/564—Details not otherwise provided for, e.g. protection against moisture
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
- B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
- B23K26/00—Working by laser beam, e.g. welding, cutting or boring
- B23K26/36—Removing material
- B23K26/362—Laser etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/304—Mechanical treatment, e.g. grinding, polishing, cutting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L21/6836—Wafer tapes, e.g. grinding or dicing support tapes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/268—Bombardment with radiation with high-energy radiation using electromagnetic radiation, e.g. laser radiation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68327—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used during dicing or grinding
- H01L2221/68336—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used during dicing or grinding involving stretching of the auxiliary support post dicing
Definitions
- Non-volatile semiconductor memory devices such as flash memory storage cards
- flash memory storage cards are widely used to meet the ever-growing demands on digital information storage and exchange.
- Their portability, versatility and rugged design, along with their high reliability and large capacity, have made such memory devices ideal for use in a wide variety of electronic devices, including for example digital cameras, digital music players, video game consoles, cellular telephones and solid-state drives.
- Wafers currently are shipped from the wafer fab with a typical thickness of 760 microns to prevent damage during transport, and then thinned once the individual semiconductor dies are defined within the wafer.
- storage device semiconductor dies, and the wafers from which they are made are being fabricated to ever-decreasing thicknesses.
- wafers are being thinned for example to 36 microns, 25 microns and thinner.
- a popular method of thinning semiconductor wafers involves a backgrinding process where the back, inactive surface of the wafer is thinned using a number of grinding wheels while the front, active surface of the wafer is covered by protective tape and supported on a chuck.
- Conventional backgrinding processes have several disadvantages, including for example exerting forces on the wafer that may generate cracks, especially given the current fragile thicknesses of semiconductor wafers. Cracked dies have to be discarded, thus reducing yield.
- detection of cracks also requires an additional screening/inspection step, adding to fabrication costs and processing time.
- Conventional backgrinding processes further generate debris and foreign materials that can also cause cracks and otherwise impair the dies on the wafers.
- FIG. 1 is a flowchart for forming a semiconductor wafer and semiconductor dies according to embodiments of the present technology.
- FIG. 2 is a front view of a semiconductor wafer showing a first major surface of the wafer.
- FIG. 3 is an enlarged cross-sectional edge view showing the circuit layer within a semiconductor die.
- FIG. 4 is a perspective view of a stealth lasing process for thinning a semiconductor wafer according to embodiments of the present technology.
- FIG. 5 is a cross-sectional view a stealth lasing process for thinning a semiconductor wafer according to embodiments of the present technology.
- FIG. 6 is an enlarged cross-sectional view of a section of a wafer undergoing a stealth lasing process for thinning a semiconductor wafer according to embodiments of the present technology.
- FIG. 7 is a perspective view of a single laser focus zone created by a stealth lasing process for thinning a semiconductor wafer according to embodiments of the present technology.
- FIG. 8 is an edge view of a wafer after a stealth lasing process according to embodiments of the present technology.
- FIG. 10 is a perspective view of a die cut from a wafer thinned by a stealth lasing process according to embodiments of the present technology.
- the wafer may be thinned by focusing a laser at discrete points in the wafer substrate beneath the surface of the wafer.
- the discrete focal points of the laser are provided in one or more planes parallel to the front and back surfaces of the wafer.
- a portion of the substrate may be removed, leaving the wafer thinned to a desired final thickness.
- the wafer may then undergo a polishing step, and may thereafter be diced into individual semiconductor dies.
- top and bottom are by way of example and illustrative purposes only, and are not meant to limit the description of the technology inasmuch as the referenced item can be exchanged in position and orientation.
- the terms “substantially” and/or “about” mean that the specified dimension or parameter may be varied within an acceptable manufacturing tolerance for a given application. In one embodiment, the acceptable manufacturing tolerance is ⁇ 5 um
- a semiconductor wafer 100 may start as an ingot of wafer material, which may be formed in step 200 .
- the ingot from which the wafers 100 are formed may be monocrystalline silicon grown according to either a Czochralski (CZ) or floating zone (FZ) process.
- CZ Czochralski
- FZ floating zone
- wafer 100 may be formed of other materials and by other processes in further embodiments.
- the semiconductor wafer 100 may be cut from an ingot and polished on both the first major surface 102 ( FIG. 2 ), and second major surface 104 ( FIG. 4 ) opposite surface 102 , to provide smooth surfaces.
- the first major surface 102 may undergo various processing steps to divide the wafer 100 into respective semiconductor dies 106 (one of which is numbered in FIG. 2 ), and to form integrated circuits of the respective semiconductor dies 106 on and/or in the first major surface 102 .
- FIG. 3 is a cross-sectional side view of an exemplary semiconductor die 106 of the wafer 100 showing the integrated circuit layer 110 formed in a silicon substrate 112 .
- Integrated circuit layer 110 may in general include integrated circuits 114 electrically coupled to surface die bond pads 116 by metallization layers 118 .
- the integrated circuits 114 may be formed by various processes including for example deposition, patterning and doping of metals, metal oxides and silicon.
- metallization layers 118 may be defined including metal interconnects 120 and vias 124 layered sequentially in a dielectric film 128 .
- the metal interconnects 120 , vias 124 and dielectric film 128 may be formed for example by damascene processes a layer at a time using photolithography and thin-film deposition.
- the metal interconnects 120 and vias 124 may be used to form conductive nodes for transferring signals and voltages between the die bond pads 116 and integrated circuits 114 .
- a passivation layer 130 may be formed on top of the upper dielectric film layer 128 . The passivation layer 130 may be etched to expose the die bond pads 116 .
- the semiconductor dies 106 may for example be flash memory dies such as 2D NAND flash memory or 3D BiCS (Bit Cost Scaling), V-NAND or other 3D flash memory, but other types of dies 106 may be used. These other types of semiconductor dies include but are not limited to RAM, a controller, an SOC (system on a chip), a processor or other types of semiconductor dies.
- flash memory dies such as 2D NAND flash memory or 3D BiCS (Bit Cost Scaling), V-NAND or other 3D flash memory, but other types of dies 106 may be used.
- These other types of semiconductor dies include but are not limited to RAM, a controller, an SOC (system on a chip), a processor or other types of semiconductor dies.
- Dies 106 may further be from a wafer of such bifurcated memory array semiconductor dies, or from a wafer of such bifurcated CMOS logic circuit dies.
- the number of dies 106 shown on wafer 100 in FIG. 2 is for illustrative purposes, and wafer 100 may include more semiconductor dies 106 than are shown in further embodiments.
- the number of bond pads 116 on each semiconductor die 106 is shown for illustrative purposes, and each die 106 may include more die bond pads than are shown in further embodiments.
- a layer of tape may be laminated onto the active, major surface 102 in step 210 .
- the wafer 100 may then be turned over and thinned in step 212 .
- the second surface may be lased by performing a stealth lasing step to thin the wafer as will now be explained with reference to FIGS. 4-9 .
- the wafer 100 may be supported on a chuck or other support surface (not shown) with the laminated active surface 102 facing the chuck and the second major surface 104 facing upward.
- a laser 150 may then emit a pulsed laser beam 152 at a wavelength that transmits through the second major surface 104 of the wafer 100 , for example at infrared or near-infrared wavelengths.
- the pulsed laser beam may be focused to a point beneath the wafer's surface 104 using an optical system, for example including one or more collimating lenses 156 .
- FIG. 6 is an enlarged view of a section of substrate 112 within the dashed oval of FIG. 5 .
- the collimating lens 154 causes the beam 152 to converge to a focal point 160 where the energy of the laser beam 152 is most concentrated.
- the substrate 112 absorbs the energy, and the area around the focal point is vaporized, creating a void 162 around the focal point.
- the beam 152 converges above the focal point 160 , and diverges below the focal point 160 , the beam will be sufficiently concentrated, and the energy high enough, above and below the focal point to vaporize the substrate material along a predefined height. That height is shown by H in the perspective view of a single void 162 in FIG. 7 .
- the energy of the laser beam 152 is sufficiently defocused so as to leave the substrate 112 intact.
- the void 162 will also have a diameter, D, which is a function of the void height, H, and the convergence angle of the laser beam 152 in the substrate 112 , after refraction.
- the dimensions H and D of a void 162 may be controlled by a variety of factors, including laser 150 peak power intensity, laser beam 152 diameter, the convergence angle created by the collimating lens 156 and the angle of refraction of the substrate 112 .
- the peak power and beam area together define the peak power density of laser 150 :
- Peak power density W/m 2 peak power (W)/beam area (m 2 ).
- the peak power of laser 150 may be 2 W, and the beam diameter 2-4 ⁇ m. These values are by way of example only, and may vary in further embodiments.
- the collimating lens 156 may create an angle of convergence, ⁇ , of laser beam 152 of ⁇ 50°. This angle may change upon entering the substrate 112 to a refractive angle, ⁇ , of ⁇ 80°. The angle of refraction will depend on the incoming collimating lens angle ⁇ , and the relative permittivity, ⁇ r, of the substrate 112 . In embodiments, the substrate 112 may have a relative permittivity, ⁇ r, of between 11.0 and 12.0. These angles and relative permittivity values are by way of example only, and may vary in further embodiments.
- the void 162 may have a height, H, of 1.4 ⁇ 2 ⁇ m, and a diameter, D, of 2 ⁇ 4 ⁇ m. Again, these dimensions are by way of example only.
- the void 162 is shown as being generally cylindrical in FIG. 7 , the voids 162 may have other shapes in further embodiments, including ovoid, spherical, or a combination of cylindrical, ovoid and/or spherical.
- the voids 162 may be formed in one or more planar layers 164 .
- the one or more planar layers of voids define a modified zone 166 in the wafer substrate 112 where the wafer will separate upon completion of the stealth lasing process.
- the planar layers 164 in the modified zone 166 may be parallel to each other and the first and second major surfaces 102 , 104 of the wafer 100 .
- each layer 164 relative to the second planar surface 104 may be controlled by a variety of parameters, including the peak power density of the laser 150 , the height of the collimating lens 156 above surface 104 , and the collimator and refractive angles, ⁇ and ⁇ . Examples of the laser peak power density, collimator angle and refractive angle are provided above. With the above parameters being constant, the height of each layer 164 beneath the surface 104 of wafer 100 (also referred to as the defocus height) may vary by changing a position of the collimating lens 156 above the surface. In examples, the collimating lens 156 may move between 181 ⁇ m and 186 ⁇ m above the surface 104 of wafer 100 to create the different layers 164 .
- the laser 150 may move at a rate of 300 mm/s relative to the surface 104 of wafer 100 , and the pulse frequency may be 90 kHz.
- the feed rate may be other values, such as for example 250 mm/s, and the pulse frequency may be other values, in further examples.
- FIG. 8 is an edge view showing the wafer 100 after the laser 150 has formed the multiple layers 164 of the modified zone 166 in the substrate 112 .
- the wafer may have a total thickness of 760 ⁇ m.
- the modified zone 166 may be about 20-25 ⁇ m thick.
- the thickness, Tw, of the finished wafer may be 32 ⁇ m.
- the thickness, Ts, of the removed substrate 112 may be between 703 ⁇ m and 708 ⁇ m. Again, these values are by way of example only and each may vary in further embodiments.
- the thickness of the finished wafer 100 may be 25 ⁇ m or thinner Where the finished wafer 100 is 25 ⁇ m, the thickness of the removed substrate, Ts, may be between 710 ⁇ m and 715 ⁇ m.
- FIG. 9 is an edge view showing removal of a portion of the substrate 112 , specifically portion 112 a, at the modified zone 166 after the stealth lasing step 212 .
- a portion of the substrate 112 , specifically substrate 112 b, remains as part of the wafer 100 .
- the portion 112 a that was severed may be discarded.
- the new second major (back) surface 104 is the surface of substrate 112 a defined by removal of the portion 112 b.
- the back surface 104 may undergo a polishing step 214 , using for example a Z3 polishing wheel rotating against the back surface.
- a polishing step 214 it is conceivable that the parameters of stealth lasing step 212 be controlled such that polishing step 214 may be omitted.
- a layer of die attach film (DAF) adhered to a flexible dicing tape may be applied onto the second major surface 104 of the wafer 100 in step 218 .
- the wafer 100 may then be turned over and supported on a chuck or other support surface, and the lamination tape on the active, first major surface 102 of the wafer 100 may be removed in step 220 .
- DAF die attach film
- the wafer 100 may be diced in step 222 .
- Dicing of the wafer may be performed for example using a known cutting blade. It is also known to dice wafers using a stealth dicing process in which a laser forms layers of voids in vertical planes (orthogonal to surfaces 102 , 104 ) around the outline of each semiconductor die 106 in wafer 100 .
- the stealth dicing process is distinguishable from the stealth lasing process of the present technology to thin the wafer in several respects.
- stealth dicing may use a narrow diameter beam which forms impact points in vertical planes of the wafer. The stealth dicing impact points do not cut the wafer. Instead, after creation of the impact points, stresses on the wafer are generated which propagate the impact points along vertical crystalline planes to sever the individual semiconductor dies. Other dicing methods may be used.
- the flexible dicing tape may be stretched along orthogonal axes to separate the individual semiconductor dies 106 in step 224 . Thereafter, in step 226 , individual semiconductor dies 106 may be removed by a pick and place robot for inclusion in a semiconductor package.
- the laser beam 152 has sufficiently diverged, or defocused, by the time it reaches the integrated circuit layer 110 .
- the stealth lasing may be provided to thin the wafer without damaging the integrated circuit layer 110 .
- FIG. 10 shows an exemplary semiconductor die 106 after separation from wafer 100 .
- the die 106 includes die bond pads 116 at the first major surface 102 of the die 106 .
- the die 106 includes a lased, second major surface formed by the stealth lasing process described above.
- a DAF layer 176 is also shown on the second major surface 104 .
- an example of the present technology relates to a semiconductor die, comprising: a first major surface; a plurality of integrated circuits formed in the first major surface of the wafer; a lased, second major surface opposed to the first major surface; a die attach film layer covering the lased, second major surface.
Abstract
Description
- The strong growth in demand for portable consumer electronics is driving the need for high-capacity storage devices. Non-volatile semiconductor memory devices, such as flash memory storage cards, are widely used to meet the ever-growing demands on digital information storage and exchange. Their portability, versatility and rugged design, along with their high reliability and large capacity, have made such memory devices ideal for use in a wide variety of electronic devices, including for example digital cameras, digital music players, video game consoles, cellular telephones and solid-state drives.
- Wafers currently are shipped from the wafer fab with a typical thickness of 760 microns to prevent damage during transport, and then thinned once the individual semiconductor dies are defined within the wafer. In order to maximize storage capacity for a given form factor storage device, storage device semiconductor dies, and the wafers from which they are made, are being fabricated to ever-decreasing thicknesses. Currently, wafers are being thinned for example to 36 microns, 25 microns and thinner.
- A popular method of thinning semiconductor wafers involves a backgrinding process where the back, inactive surface of the wafer is thinned using a number of grinding wheels while the front, active surface of the wafer is covered by protective tape and supported on a chuck. Conventional backgrinding processes have several disadvantages, including for example exerting forces on the wafer that may generate cracks, especially given the current fragile thicknesses of semiconductor wafers. Cracked dies have to be discarded, thus reducing yield. Moreover, detection of cracks also requires an additional screening/inspection step, adding to fabrication costs and processing time. Conventional backgrinding processes further generate debris and foreign materials that can also cause cracks and otherwise impair the dies on the wafers.
-
FIG. 1 is a flowchart for forming a semiconductor wafer and semiconductor dies according to embodiments of the present technology. -
FIG. 2 is a front view of a semiconductor wafer showing a first major surface of the wafer. -
FIG. 3 is an enlarged cross-sectional edge view showing the circuit layer within a semiconductor die. -
FIG. 4 is a perspective view of a stealth lasing process for thinning a semiconductor wafer according to embodiments of the present technology. -
FIG. 5 is a cross-sectional view a stealth lasing process for thinning a semiconductor wafer according to embodiments of the present technology. -
FIG. 6 is an enlarged cross-sectional view of a section of a wafer undergoing a stealth lasing process for thinning a semiconductor wafer according to embodiments of the present technology. -
FIG. 7 is a perspective view of a single laser focus zone created by a stealth lasing process for thinning a semiconductor wafer according to embodiments of the present technology. -
FIG. 8 is an edge view of a wafer after a stealth lasing process according to embodiments of the present technology. -
FIG. 9 is an edge view of thinned wafer and removal of a substrate layer of the wafer according to embodiments of the present technology. -
FIG. 10 is a perspective view of a die cut from a wafer thinned by a stealth lasing process according to embodiments of the present technology. - The present technology will now be described with reference to the figures, which in general, relate to a semiconductor wafer thinned by a stealth lasing process, and semiconductor dies cut therefrom. After formation of an integrated circuit layer on a semiconductor wafer, the wafer may be thinned by focusing a laser at discrete points in the wafer substrate beneath the surface of the wafer. The discrete focal points of the laser are provided in one or more planes parallel to the front and back surfaces of the wafer. Upon completion of stealth lasing in one or more planar layers in the substrate, a portion of the substrate may be removed, leaving the wafer thinned to a desired final thickness. In embodiments, the wafer may then undergo a polishing step, and may thereafter be diced into individual semiconductor dies.
- It is understood that the present invention may be embodied in many different forms and should not be construed as being limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete and will fully convey the invention to those skilled in the art. Indeed, the invention is intended to cover alternatives, modifications and equivalents of these embodiments, which are included within the scope and spirit of the invention as defined by the appended claims. Furthermore, in the following detailed description of the present invention, numerous specific details are set forth in order to provide a thorough understanding of the present invention. However, it will be clear to those of ordinary skill in the art that the present invention may be practiced without such specific details.
- The terms “top” and “bottom,” “upper” and “lower” and “vertical” and “horizontal,” and forms thereof, as may be used herein are by way of example and illustrative purposes only, and are not meant to limit the description of the technology inasmuch as the referenced item can be exchanged in position and orientation. Also, as used herein, the terms “substantially” and/or “about” mean that the specified dimension or parameter may be varied within an acceptable manufacturing tolerance for a given application. In one embodiment, the acceptable manufacturing tolerance is ±5 um
- An embodiment of the present technology will now be explained with reference to the flowchart of
FIG. 1 , and the views ofFIGS. 2-10 . Referring initially to the flowchart ofFIG. 1 , asemiconductor wafer 100 may start as an ingot of wafer material, which may be formed instep 200. In one example, the ingot from which thewafers 100 are formed may be monocrystalline silicon grown according to either a Czochralski (CZ) or floating zone (FZ) process. However,wafer 100 may be formed of other materials and by other processes in further embodiments. - In
step 204, thesemiconductor wafer 100 may be cut from an ingot and polished on both the first major surface 102 (FIG. 2 ), and second major surface 104 (FIG. 4 )opposite surface 102, to provide smooth surfaces. Instep 206, the firstmajor surface 102 may undergo various processing steps to divide thewafer 100 into respective semiconductor dies 106 (one of which is numbered inFIG. 2 ), and to form integrated circuits of the respective semiconductor dies 106 on and/or in the firstmajor surface 102. -
FIG. 3 is a cross-sectional side view of an exemplary semiconductor die 106 of thewafer 100 showing theintegrated circuit layer 110 formed in asilicon substrate 112.Integrated circuit layer 110 may in general include integratedcircuits 114 electrically coupled to surfacedie bond pads 116 bymetallization layers 118. The integratedcircuits 114 may be formed by various processes including for example deposition, patterning and doping of metals, metal oxides and silicon. - After formation of the integrated
circuits 114,metallization layers 118 may be defined includingmetal interconnects 120 andvias 124 layered sequentially in adielectric film 128. As is known in the art, themetal interconnects 120,vias 124 anddielectric film 128 may be formed for example by damascene processes a layer at a time using photolithography and thin-film deposition. Themetal interconnects 120 andvias 124 may be used to form conductive nodes for transferring signals and voltages between thedie bond pads 116 and integratedcircuits 114. Apassivation layer 130 may be formed on top of the upperdielectric film layer 128. Thepassivation layer 130 may be etched to expose the diebond pads 116. - In embodiments, the semiconductor dies 106 may for example be flash memory dies such as 2D NAND flash memory or 3D BiCS (Bit Cost Scaling), V-NAND or other 3D flash memory, but other types of
dies 106 may be used. These other types of semiconductor dies include but are not limited to RAM, a controller, an SOC (system on a chip), a processor or other types of semiconductor dies. - It is known to create a single integrated memory die module comprised of a first semiconductor die including the memory array, and a second semiconductor die including the logic circuit such as CMOS integrated circuits. An example of such an integrated memory die module is disclosed in Published U.S. Patent Application No. U.S. 2019/0341375, entitled “Bifurcated Memory Die Module Semiconductor Device.”
Dies 106 may further be from a wafer of such bifurcated memory array semiconductor dies, or from a wafer of such bifurcated CMOS logic circuit dies. - The number of
dies 106 shown onwafer 100 inFIG. 2 is for illustrative purposes, andwafer 100 may include more semiconductor dies 106 than are shown in further embodiments. Similarly, the number ofbond pads 116 on eachsemiconductor die 106 is shown for illustrative purposes, and each die 106 may include more die bond pads than are shown in further embodiments. - After formation of the
integrated circuit layer 110 instep 206, a layer of tape may be laminated onto the active,major surface 102 instep 210. Thewafer 100 may then be turned over and thinned instep 212. In accordance with aspects of the present technology, the second surface may be lased by performing a stealth lasing step to thin the wafer as will now be explained with reference toFIGS. 4-9 . Referring to the perspective view ofFIG. 4 , thewafer 100 may be supported on a chuck or other support surface (not shown) with the laminatedactive surface 102 facing the chuck and the secondmajor surface 104 facing upward. Alaser 150 may then emit apulsed laser beam 152 at a wavelength that transmits through the secondmajor surface 104 of thewafer 100, for example at infrared or near-infrared wavelengths. The pulsed laser beam may be focused to a point beneath the wafer'ssurface 104 using an optical system, for example including one or morecollimating lenses 156. - Referring now to the cross-sectional edge view of
FIG. 5 , when thelaser beam 152 hits the secondmajor surface 104, the beam refracts due to light in the laser beam slowing as it passes into thesilicon substrate 112. The amount of refraction may vary depending on the refractive index of thesubstrate 112 material.FIG. 6 is an enlarged view of a section ofsubstrate 112 within the dashed oval ofFIG. 5 . As shown inFIGS. 5 and 6 , the collimating lens 154 causes thebeam 152 to converge to afocal point 160 where the energy of thelaser beam 152 is most concentrated. When thelaser beam 152 hits a peak power density at thefocal point 160, thesubstrate 112 absorbs the energy, and the area around the focal point is vaporized, creating avoid 162 around the focal point. - In particular, as the
beam 152 converges above thefocal point 160, and diverges below thefocal point 160, the beam will be sufficiently concentrated, and the energy high enough, above and below the focal point to vaporize the substrate material along a predefined height. That height is shown by H in the perspective view of asingle void 162 inFIG. 7 . In thelaser beam 152 above and below thevoid 162, the energy of thelaser beam 152 is sufficiently defocused so as to leave thesubstrate 112 intact. The void 162 will also have a diameter, D, which is a function of the void height, H, and the convergence angle of thelaser beam 152 in thesubstrate 112, after refraction. - The dimensions H and D of a void 162 may be controlled by a variety of factors, including
laser 150 peak power intensity,laser beam 152 diameter, the convergence angle created by thecollimating lens 156 and the angle of refraction of thesubstrate 112. The peak power and beam area together define the peak power density of laser 150: -
Peak power density W/m2=peak power (W)/beam area (m2). - In one example, the peak power of
laser 150 may be 2 W, and the beam diameter 2-4 μm. These values are by way of example only, and may vary in further embodiments. - In one example, the
collimating lens 156 may create an angle of convergence, Θ, oflaser beam 152 of ˜50°. This angle may change upon entering thesubstrate 112 to a refractive angle, ϕ, of ˜80°. The angle of refraction will depend on the incoming collimating lens angle Θ, and the relative permittivity, εr, of thesubstrate 112. In embodiments, thesubstrate 112 may have a relative permittivity, εr, of between 11.0 and 12.0. These angles and relative permittivity values are by way of example only, and may vary in further embodiments. - With such parameters, the void 162 may have a height, H, of 1.4˜2 μm, and a diameter, D, of 2˜4 μm. Again, these dimensions are by way of example only. Moreover, while the
void 162 is shown as being generally cylindrical inFIG. 7 , thevoids 162 may have other shapes in further embodiments, including ovoid, spherical, or a combination of cylindrical, ovoid and/or spherical. - Referring again to
FIG. 5 , thevoids 162 may be formed in one or moreplanar layers 164. The one or more planar layers of voids define a modifiedzone 166 in thewafer substrate 112 where the wafer will separate upon completion of the stealth lasing process. Theplanar layers 164 in the modifiedzone 166 may be parallel to each other and the first and secondmajor surfaces wafer 100. In one example, there may be fourlayers 164 ofvoids 162 formed, but there may be 1 layer, 2 layers, 3 layers or more than 4 layers in further embodiments. A higher number of layers facilitates easier separation of thesubstrate 112. - The position of each
layer 164 relative to the secondplanar surface 104 may be controlled by a variety of parameters, including the peak power density of thelaser 150, the height of thecollimating lens 156 abovesurface 104, and the collimator and refractive angles, Θ and ϕ. Examples of the laser peak power density, collimator angle and refractive angle are provided above. With the above parameters being constant, the height of eachlayer 164 beneath thesurface 104 of wafer 100 (also referred to as the defocus height) may vary by changing a position of thecollimating lens 156 above the surface. In examples, thecollimating lens 156 may move between 181 μm and 186 μm above thesurface 104 ofwafer 100 to create thedifferent layers 164. - Another parameter which may be controlled when performing the
stealth lasing step 212 is the spacing betweenvoids 162 in alayer 164. A pattern ofhigher density voids 162 will remove more material from the modifiedzone 166 where the voids are formed making it easier to separate thesubstrate 112. Spacing betweenvoids 162, also referred to as pulse interval, is given by: -
Pulse interval (μm)=laser feed rate (mm/s)/laser pulse frequency (kHz). - In one example, the
laser 150 may move at a rate of 300 mm/s relative to thesurface 104 ofwafer 100, and the pulse frequency may be 90 kHz. Thus: -
Pulse interval≈3.3 μm. - It is understood that the feed rate may be other values, such as for example 250 mm/s, and the pulse frequency may be other values, in further examples.
-
FIG. 8 is an edge view showing thewafer 100 after thelaser 150 has formed themultiple layers 164 of the modifiedzone 166 in thesubstrate 112. In one example, the wafer may have a total thickness of 760 μm. The modifiedzone 166 may be about 20-25 μm thick. In one example, the thickness, Tw, of the finished wafer may be 32 μm. Thus, the thickness, Ts, of the removedsubstrate 112 may be between 703 μm and 708 μm. Again, these values are by way of example only and each may vary in further embodiments. For example, the thickness of thefinished wafer 100 may be 25 μm or thinner Where thefinished wafer 100 is 25 μm, the thickness of the removed substrate, Ts, may be between 710 μm and 715 μm. -
FIG. 9 is an edge view showing removal of a portion of thesubstrate 112, specificallyportion 112 a, at the modifiedzone 166 after thestealth lasing step 212. A portion of thesubstrate 112, specificallysubstrate 112 b, remains as part of thewafer 100. Theportion 112 a that was severed may be discarded. The new second major (back)surface 104 is the surface ofsubstrate 112 a defined by removal of theportion 112 b. - In embodiments, after
stealth lasing step 212, theback surface 104 may undergo a polishingstep 214, using for example a Z3 polishing wheel rotating against the back surface. In further embodiments, it is conceivable that the parameters ofstealth lasing step 212 be controlled such that polishingstep 214 may be omitted. - After completion of the
stealth lasing step 212 and polishing step 214 (where included), a layer of die attach film (DAF) adhered to a flexible dicing tape may be applied onto the secondmajor surface 104 of thewafer 100 instep 218. Thewafer 100 may then be turned over and supported on a chuck or other support surface, and the lamination tape on the active, firstmajor surface 102 of thewafer 100 may be removed instep 220. - Thereafter, the
wafer 100 may be diced instep 222. Dicing of the wafer may be performed for example using a known cutting blade. It is also known to dice wafers using a stealth dicing process in which a laser forms layers of voids in vertical planes (orthogonal tosurfaces 102, 104) around the outline of each semiconductor die 106 inwafer 100. The stealth dicing process is distinguishable from the stealth lasing process of the present technology to thin the wafer in several respects. For example, stealth dicing may use a narrow diameter beam which forms impact points in vertical planes of the wafer. The stealth dicing impact points do not cut the wafer. Instead, after creation of the impact points, stresses on the wafer are generated which propagate the impact points along vertical crystalline planes to sever the individual semiconductor dies. Other dicing methods may be used. - After dicing
step 222, the flexible dicing tape may be stretched along orthogonal axes to separate the individual semiconductor dies 106 instep 224. Thereafter, instep 226, individual semiconductor dies 106 may be removed by a pick and place robot for inclusion in a semiconductor package. - Stealth lasing to thin the
wafer 100 as described above provides several advantages. As noted in the Background, conventional backgrinding processes may generate cracks in semiconductor wafers, especially those that are currently made at thin, fragile thicknesses. Stealth dicing according to the present technology eliminates wafer cracking due to the backgrinding processes. Elimination of such cracks improves wafer and die yields, and does away with the need for additional screening/inspection steps. Additionally, conventional backgrinding processes generate debris and foreign materials that can cause cracks and otherwise impair the assembly process. Elimination of the backgrinding process prevents the generation of this debris and foreign material, thus further improving yield and die quality. Moreover, the multiple backgrinding wheels needed for conventional wafer thinning add significant time, expense and complexity to the packaging process. Omission of the backgrinding wheels in accordance with the present technology improves each of these packaging parameters. - It is a further advantage of the present technology that the
laser beam 152 has sufficiently diverged, or defocused, by the time it reaches theintegrated circuit layer 110. Thus, the stealth lasing may be provided to thin the wafer without damaging theintegrated circuit layer 110. -
FIG. 10 shows an exemplary semiconductor die 106 after separation fromwafer 100. Thedie 106 includes diebond pads 116 at the firstmajor surface 102 of thedie 106. Thedie 106 includes a lased, second major surface formed by the stealth lasing process described above. ADAF layer 176 is also shown on the secondmajor surface 104. - In summary, an example of the present technology relates to a semiconductor die, comprising: a first major surface; a plurality of integrated circuits formed in the first major surface of the wafer; a lased, second major surface opposed to the first major surface; a die attach film layer covering the lased, second major surface.
- In another example, the present technology relates to a semiconductor wafer, comprising: a first major surface; a plurality of semiconductor dies, the plurality of semiconductor dies comprising integrated circuits formed in the first major surface of the wafer; and a lased, second major surface opposed to the first major surface.
- In a further example, the present technology relates to a semiconductor wafer, comprising: a first major surface; a plurality of semiconductor dies, the plurality of semiconductor dies comprising integrated circuits formed in the first major surface of the wafer; a second major surface opposed to the first major surface; wherein the second major surface is defined by means for severing a first portion of the wafer from a second portion of the wafer.
- The foregoing detailed description of the invention has been presented for purposes of illustration and description. It is not intended to be exhaustive or to limit the invention to the precise form disclosed. Many modifications and variations are possible in light of the above teaching. The described embodiments were chosen in order to best explain the principles of the invention and its practical application to thereby enable others skilled in the art to best utilize the invention in various embodiments and with various modifications as are suited to the particular use contemplated. It is intended that the scope of the invention be defined by the claims appended hereto.
Claims (20)
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/933,177 US20220020705A1 (en) | 2020-07-20 | 2020-07-20 | Semiconductor wafer thinned by stealth lasing |
CN202110525523.8A CN113964177A (en) | 2020-07-20 | 2021-05-13 | Semiconductor wafer thinned by stealth laser irradiation |
US18/128,622 US11862583B2 (en) | 2020-07-20 | 2023-03-30 | Semiconductor wafer thinned by stealth lasing |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/933,177 US20220020705A1 (en) | 2020-07-20 | 2020-07-20 | Semiconductor wafer thinned by stealth lasing |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US18/128,622 Continuation US11862583B2 (en) | 2020-07-20 | 2023-03-30 | Semiconductor wafer thinned by stealth lasing |
Publications (1)
Publication Number | Publication Date |
---|---|
US20220020705A1 true US20220020705A1 (en) | 2022-01-20 |
Family
ID=79292797
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/933,177 Abandoned US20220020705A1 (en) | 2020-07-20 | 2020-07-20 | Semiconductor wafer thinned by stealth lasing |
US18/128,622 Active US11862583B2 (en) | 2020-07-20 | 2023-03-30 | Semiconductor wafer thinned by stealth lasing |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US18/128,622 Active US11862583B2 (en) | 2020-07-20 | 2023-03-30 | Semiconductor wafer thinned by stealth lasing |
Country Status (2)
Country | Link |
---|---|
US (2) | US20220020705A1 (en) |
CN (1) | CN113964177A (en) |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040113283A1 (en) * | 2002-03-06 | 2004-06-17 | Farnworth Warren M. | Method for fabricating encapsulated semiconductor components by etching |
US20140225279A1 (en) * | 2011-12-21 | 2014-08-14 | Stats Chippac, Ltd. | Semiconductor Device and Method of Forming Insulating Layer in Notches Around Conductive TSV for Stress Relief |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
ES2356817T3 (en) * | 2002-03-12 | 2011-04-13 | Hamamatsu Photonics K.K. | CUTTING METHOD OF A PROCESSED OBJECT. |
JP2007048958A (en) * | 2005-08-10 | 2007-02-22 | Renesas Technology Corp | Semiconductor device and manufacturing method thereof |
WO2016114382A1 (en) * | 2015-01-16 | 2016-07-21 | 住友電気工業株式会社 | Method for manufacturing semiconductor substrate, semiconductor substrate, method for manufacturing composite semiconductor substrate, composite semiconductor substrate, and semiconductor bonding substrate |
JP6482425B2 (en) | 2015-07-21 | 2019-03-13 | 株式会社ディスコ | Thinning method of wafer |
US10483239B2 (en) | 2016-12-20 | 2019-11-19 | Sandisk Semiconductor (Shanghai) Co. Ltd. | Semiconductor device including dual pad wire bond interconnection |
CN108206169B (en) * | 2016-12-20 | 2020-06-02 | 晟碟半导体(上海)有限公司 | Semiconductor device including die bond pads at die edges |
US10388526B1 (en) | 2018-04-20 | 2019-08-20 | Semiconductor Components Industries, Llc | Semiconductor wafer thinning systems and related methods |
US11469141B2 (en) * | 2018-08-07 | 2022-10-11 | Texas Instruments Incorporated | Laser dicing for singulation |
JP7118804B2 (en) * | 2018-08-17 | 2022-08-16 | キオクシア株式会社 | Semiconductor device manufacturing method |
US11309201B2 (en) * | 2020-05-14 | 2022-04-19 | Vanguard International Semiconductor Corporation | Method of forming dice and structure of die |
-
2020
- 2020-07-20 US US16/933,177 patent/US20220020705A1/en not_active Abandoned
-
2021
- 2021-05-13 CN CN202110525523.8A patent/CN113964177A/en active Pending
-
2023
- 2023-03-30 US US18/128,622 patent/US11862583B2/en active Active
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040113283A1 (en) * | 2002-03-06 | 2004-06-17 | Farnworth Warren M. | Method for fabricating encapsulated semiconductor components by etching |
US20140225279A1 (en) * | 2011-12-21 | 2014-08-14 | Stats Chippac, Ltd. | Semiconductor Device and Method of Forming Insulating Layer in Notches Around Conductive TSV for Stress Relief |
Also Published As
Publication number | Publication date |
---|---|
US20230238338A1 (en) | 2023-07-27 |
US11862583B2 (en) | 2024-01-02 |
CN113964177A (en) | 2022-01-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10483239B2 (en) | Semiconductor device including dual pad wire bond interconnection | |
US10128218B2 (en) | Semiconductor device including die bond pads at a die edge | |
US10892191B2 (en) | Method of manufacturing a semiconductor device | |
US20220181208A1 (en) | Semiconductor device with reduced stress die pick and place | |
KR102642496B1 (en) | Method for manufacturing stacked devices | |
TW201419393A (en) | Method for dicing a semiconductor wafer having through silicon vias and resultant structures | |
JP2014017434A (en) | Method for processing wafer | |
US11862583B2 (en) | Semiconductor wafer thinned by stealth lasing | |
US10418334B2 (en) | Semiconductor device including corner recess | |
US10373855B2 (en) | Method for processing a wafer and method for processing a carrier | |
US11222865B2 (en) | Semiconductor device including vertical bond pads | |
US20230411169A1 (en) | Semiconductor wafer thinned by horizontal stealth lasing | |
US20230282594A1 (en) | Semiconductor wafer and semiconductor dies formed therefrom including grooves along long edges of the semiconductor dies | |
KR102596148B1 (en) | Method for manufacturing stacked devices | |
JP6925902B2 (en) | Manufacturing method of laminated element | |
JP7223828B2 (en) | Method for manufacturing multilayer element | |
CN109950223B (en) | Semiconductor device including dual pad wirebond interconnect | |
US20220208610A1 (en) | Substrate dicing method, method of fabricating semiconductor device, and semiconductor chip fabricated by them |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: WESTERN DIGITAL TECHNOLOGIES, INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LOH, CHEE KEONG;CHOW, FOO YOU;HANAPI, RIDZUAN;AND OTHERS;REEL/FRAME:053252/0546 Effective date: 20200716 |
|
AS | Assignment |
Owner name: JPMORGAN CHASE BANK, N.A., AS AGENT, ILLINOIS Free format text: SECURITY INTEREST;ASSIGNOR:WESTERN DIGITAL TECHNOLOGIES, INC.;REEL/FRAME:053926/0446 Effective date: 20200828 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
AS | Assignment |
Owner name: WESTERN DIGITAL TECHNOLOGIES, INC., CALIFORNIA Free format text: RELEASE OF SECURITY INTEREST AT REEL 053926 FRAME 0446;ASSIGNOR:JPMORGAN CHASE BANK, N.A.;REEL/FRAME:058966/0321 Effective date: 20220203 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
AS | Assignment |
Owner name: JPMORGAN CHASE BANK, N.A., ILLINOIS Free format text: PATENT COLLATERAL AGREEMENT - A&R LOAN AGREEMENT;ASSIGNOR:WESTERN DIGITAL TECHNOLOGIES, INC.;REEL/FRAME:064715/0001 Effective date: 20230818 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |